---
title: "8086 speed over 8-bit; major registers"
subject: "Microprocessor"
chapter: 3
key: "semester_4/microprocessor:8086-faster-registers"
source: https://www.bctengineer.com/q/semester_4/microprocessor/8086-faster-registers
site: BCT Engineering
---

# 8086 speed over 8-bit; major registers

Microprocessor · Chapter 3: Programming with 8086 Microprocessor

- Asked in: 2074 Bhadra, 3+5 marks
- Video: [Architecture of 8086 Microprocessor: Detailed Block Diagram and Data Flow Model 8086](https://www.youtube.com/watch?v=Uuxa90Xl4Rs) — Engineering Funda
- Answer checked by Claude Opus 5.5 (high effort) on 2026-10-14
- Page: https://www.bctengineer.com/q/semester_4/microprocessor/8086-faster-registers
- Whole chapter: https://www.bctengineer.com/md/semester_4/microprocessor/chapter-3

## Question

Describe how 8086 microprocessor is faster than 8-bit microprocessors in terms of its instruction processing. Write in brief about the uses of major registers of 8086 microprocessor.

## Short answer

The 8086's speed advantage comes from pipelining overlapping fetch and execute, 16-bit data/ALU processing words in one cycle, hardware multiply/divide, powerful instructions, and a large register set. Key registers: AX (accumulator, I/O), BX (base), CX (count), DX (I/O, mul/div), SP (stack top), BP (stack data), SI/DI (string indices), segment registers, IP, and flags.

## Answer

#### Why 8086 is faster than 8-bit processors
1. **Pipelining:** the BIU and EU work in parallel. The BIU fetches the next instruction bytes into a 6-byte queue while the EU executes the current instruction, so fetch time is overlapped; 8-bit processors (8085) fetch, decode, execute one after another.
2. **16-bit ALU and data bus:** a word is processed and transferred in one operation instead of two, giving faster 16-bit arithmetic.
3. **Hardware multiply/divide** instructions (MUL, DIV) instead of software loops.
4. **Powerful instructions:** string instructions with REP, XLAT, LOOP, and many addressing modes reduce the number of instructions.
5. **Larger register set** (14 registers) so fewer memory accesses are needed; 20-bit addressing with segmentation gives 1 MB memory.
6. Higher clock rates (5, 8, 10 MHz).

#### Major registers and their uses
| Register | Use |
|---|---|
| AX (AH, AL) | Accumulator; used in arithmetic, I/O (IN/OUT), MUL/DIV, string load/store |
| BX | Base register; holds offset of data in memory; used in XLAT |
| CX | Count register; used in LOOP, shifts/rotates (CL), and REP string operations |
| DX | Data register; I/O port address, holds upper word in 32-bit MUL/DIV |
| SP | Stack pointer; offset of top of stack in SS |
| BP | Base pointer; accesses data within the stack segment (parameters) |
| SI | Source index; source of string operations, indexed addressing |
| DI | Destination index; destination of string operations |
| CS, DS, SS, ES | Segment registers: base of code, data, stack, extra segment |
| IP | Offset of next instruction in CS |
| FLAGS | Status and control flags |

## Check yourself

The answer's key points as multiple-choice questions, with the correct option and why.

1. How does pipelining speed up the 8086?
   A. BIU pre-fetches into the queue while the EU executes
   B. The EU and BIU alternate
   C. It uses a bigger clock only
   D. It removes decoding
   Answer: A. Fetch overlaps with execution; 8-bit processors do fetch, decode, execute sequentially. (Key point: Pipelining)

2. Why is a 16-bit ALU and data bus faster?
   A. Words are processed and transferred in one operation
   B. More memory
   C. Lower voltage
   D. Fewer registers
   Answer: A. A 16-bit word is handled at once instead of two 8-bit operations. (Key point: 16-bit data path)

3. What is CX mainly used for?
   A. I/O port address
   B. Count in LOOP, shifts (CL) and REP
   C. Stack top
   D. String destination
   Answer: B. CX is the count register. (Key point: CX use)

4. What is DX used for?
   A. Source of strings
   B. I/O port address and upper word in 32-bit MUL/DIV
   C. Offset of next instruction
   D. Code segment base
   Answer: B. DX holds port addresses and the high word of 32-bit results. (Key point: DX use)

## Related in Microprocessor

- [8086 architecture and programmer registers](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3A8086-architecture-registers) — Microprocessor, chapter 3
- [8086 ALP: max and min of 16-bit list](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3Aalp-8086-max-min-16bit) — Microprocessor, chapter 3
- [Interrupt processing in 8086](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3Ainterrupt-processing-8086) — Microprocessor, chapter 5, asked 3×
- [Stored program concept and processing cycle](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3Astored-program-processing-cycle) — Microprocessor, chapter 1, asked 6×
- [IVT in 8086 and ISR execution sequence](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3Aivt-8086-isr-execution-sequence) — Microprocessor, chapter 5
- [8085 ALP: transfer data with more than 3 ones](https://www.bctengineer.com/question.md?key=semester_4%2Fmicroprocessor%3Aalp-8085-ones-greater-than-3) — Microprocessor, chapter 2

## Related in other subjects

- [Why closed loop response is faster than open loop](https://www.bctengineer.com/question.md?key=semester_3%2Fcontrol_systems%3Acl-faster-than-ol) — Control Systems, chapter 1, asked 4×
- [Shift register uses; 4-bit ring counter](https://www.bctengineer.com/question.md?key=semester_3%2Fdigital_logic%3Aring-counter-4bit) — Digital Logic, chapter 7
- [3-phase IM principle; speed less than sync](https://www.bctengineer.com/question.md?key=semester_4%2Felectrical_machine%3Athree-phase-im-principle-slip) — Electrical Machine, chapter 5
- [Sending images over 7-bit ASCII SMTP](https://www.bctengineer.com/question.md?key=semester_7%2Fcomputer_networks_and_security%3Asmtp-images-mime) — Computer Networks and Security, chapter 6