---
title: "IC manufacturing steps"
subject: "Embedded System"
chapter: 8
key: "semester_6/embedded_system:ic-manufacturing-steps"
source: https://www.bctengineer.com/q/semester_6/embedded_system/ic-manufacturing-steps
site: BCT Engineering
---

# IC manufacturing steps

Embedded System · Chapter 8: IC Technology

- Asked in: 2070 Magh, 5 marks
- Video: [‘Semiconductor Manufacturing Process’ Explained | 'All About Semiconductor' by Samsung Semiconductor](https://www.youtube.com/watch?v=Bu52CE55BN0) — Samsung Semiconductor Newsroom
- Answer checked by Claude Opus 5.5 (high effort) on 2026-10-14
- Page: https://www.bctengineer.com/q/semester_6/embedded_system/ic-manufacturing-steps
- Whole chapter: https://www.bctengineer.com/md/semester_6/embedded_system/chapter-8

## Question

Explain the IC manufacturing steps with a neat block diagram.

## Short answer

Wafer preparation (Czochralski, slicing, polishing), oxidation/deposition, photolithography, etching, doping, metallisation/interconnect. These steps repeat for each mask layer; finally wafer probe test, dicing, packaging and final test.

## Answer

IC manufacturing converts a silicon wafer into many identical chips by repeating a sequence of patterning, doping and deposition steps, one for each mask layer.

```text
+-------------+   +-------------+   +--------------+
| Wafer       |-->| Oxidation / |-->| Photo-       |
| preparation |   | deposition  |   | lithography  |
+-------------+   +-------------+   +------+-------+
                                           |
+-------------+   +-------------+   +------v-------+
| Metal +     |<--| Doping      |<--| Etching      |
| interconnect|   | (implant)   |   |              |
+------+------+   +-------------+   +--------------+
       | repeat for every layer
+------v------+   +-------------+   +--------------+
| Wafer test  |-->| Dicing      |-->| Packaging +  |
| (probe)     |   |             |   | final test   |
+-------------+   +-------------+   +--------------+
```

1. **Wafer preparation:** Czochralski single crystal, slicing, polishing, cleaning.
2. **Oxidation / deposition:** a SiO2, poly-Si or metal film is formed.
3. **Photolithography:** the mask pattern is transferred to the photoresist.
4. **Etching:** the unprotected film is removed.
5. **Doping:** diffusion or ion implantation creates n and p regions.
6. **Metallisation:** contacts and interconnect layers are added.
7. **Testing and packaging:** wafer probe test, dicing into dies, packaging and final test.

## Check yourself

The answer's key points as multiple-choice questions, with the correct option and why.

1. How does IC manufacturing turn a wafer into many identical chips?
   A. Each chip is hand built one by one
   B. By repeating patterning, doping and deposition steps for each mask layer
   C. By a single exposure and etch
   D. By cutting first and building each die separately
   Answer: B. A sequence of patterning, doping and deposition is repeated per mask layer across the whole wafer. (Key point: Overall idea)

2. What does the photolithography step do?
   A. Grows SiO2
   B. Cuts the wafer into dies
   C. Transfers the mask pattern to photoresist
   D. Implants dopants directly
   Answer: C. Photolithography transfers the mask pattern into the resist layer. (Key point: Photolithography role)

3. Which techniques create n and p regions?
   A. Wire bonding and probing
   B. Czochralski growth
   C. Photoresist coating
   D. Diffusion or ion implantation
   Answer: D. Doping by diffusion or ion implantation forms the n and p regions. (Key point: Doping)

4. What is the correct order at the end of the flow?
   A. Wafer probe test, dicing, packaging and final test
   B. Dicing, wafer probe, doping
   C. Packaging, then etching
   D. Final test, then oxidation
   Answer: A. Dies are probe tested on the wafer, diced, packaged and finally tested. (Key point: Test and package order)

## Related in Embedded System

- [IC manufacturing steps; top-down F = xz + y](https://www.bctengineer.com/question.md?key=semester_6%2Fembedded_system%3Aic-manufacturing-steps-topdown-xz-y) — Embedded System, chapter 8
- [IC manufacturing, alignment and exposure](https://www.bctengineer.com/question.md?key=semester_6%2Fembedded_system%3Aphotolithography-alignment-exposure) — Embedded System, chapter 8
- [Semi-custom ASIC and manufacturing steps](https://www.bctengineer.com/question.md?key=semester_6%2Fembedded_system%3Asemi-custom-asic-types-manufacturing) — Embedded System, chapter 8
- [PID control operation with block diagram](https://www.bctengineer.com/question.md?key=semester_6%2Fembedded_system%3Apid-operation-block-diagram) — Embedded System, chapter 7, asked 4×
- [Importance of photolithography in IC](https://www.bctengineer.com/question.md?key=semester_6%2Fembedded_system%3Aphotolithography-importance) — Embedded System, chapter 8, asked 3×

## Related in other subjects

- [Block diagram of IC voltage regulator](https://www.bctengineer.com/question.md?key=semester_3%2Felectronics_devices_and_circuit%3Aic-voltage-regulator-block-diagram) — Electronics Devices and Circuit, chapter 6
- [Frequency counter operation with block diagram](https://www.bctengineer.com/question.md?key=semester_3%2Fdigital_logic%3Afrequency-counter) — Digital Logic, chapter 11, asked 14×
- [Block diagram of digital communication system](https://www.bctengineer.com/question.md?key=semester_5%2Fdata_communication%3Ablock-diagram-digital-comm) — Data Communication, chapter 1, asked 8×
- [Communication system and block diagram](https://www.bctengineer.com/question.md?key=semester_2%2Fbasic_electronics_engineering%3Acomm-system-block-diagram) — Basic Electronics Engineering, chapter 5, asked 7×