Skip to main content

Single-phase step-down cycloconverter

Short answer

Positive converter group (P1, P2) delivers positive half-cycles and negative group (N1, N2) delivers negative half-cycles, each operating for multiple input half-cycles. For f_o = f_i/4, four positive humps then four negative humps appear across load. All thyristors are line-commutated, output frequency is step-down, voltage controlled by α.

Explain the operation of single phase step down cycloconverter (output voltage frequency less than the frequency of input voltage) with necessary circuit diagram and waveform.

A single-phase step-down cycloconverter is a direct AC-to-AC converter that gives an output frequency fo=fi/nf_o = f_i/n (n = 2, 3, 4 ...) from a fixed-frequency supply, without an intermediate DC link. It uses naturally (line) commutated thyristors.

Circuit (mid-point / centre-tapped type)

          a o----+---P1->|---+
            |    +---|<-N1---+
  ~ vs    Tr|                |
  (input) O o----[ Load ]----+  (common point K)
            |                |
          b o----+---P2->|---+
                 +---|<-N2---+
  • Positive group: P1, P2 — load current from K to O (positive output).
  • Negative group: N1, N2 — load current from O to K (negative output).
  • Let vaOv_{aO} be positive in the positive half cycle of the supply.

Operation for fo=fi/4f_o = f_i/4 (e.g. 50 Hz to 12.5 Hz), R load, α=0\alpha = 0

Positive output half cycle (4 input half cycles):

  • Supply +ve: P1 conducts, load gets +vaO+v_{aO}.
  • Supply −ve: P2 conducts, load gets +vbO+v_{bO} (b is now positive).
  • This repeats, so 4 positive humps appear across the load.

Negative output half cycle (next 4 input half cycles):

  • Supply +ve: N2 conducts (b is negative, current O to K): load voltage negative.
  • Supply −ve: N1 conducts: load voltage negative.

Waveforms

 vs  /\  /\  /\  /\  /\  /\  /\  /\
    /  \/  \/  \/  \/  \/  \/  \/  \
 (alternate humps are negative)

 vo  /\/\/\/\
    /        \
 --/----------\----------/--
               \        /
                \/\/\/\/
    |<-- P grp ->|<-- N grp ->|
    P1 P2 P1 P2   N2 N1 N2 N1

All thyristors switch at natural current zeros (R load), so no forced commutation is needed. Output period = 4 × input period.

Conduction table (fo=fi/4f_o = f_i/4)

Input half cycleSupplySCR ONOutput
1+P1+
2−P2+
3+P1+
4−P2+
5+N2−
6−N1−
7+N2−
8−N1−

Control of output voltage

Delaying each firing by α\alpha reduces the rms output (R load):

Vo=Vs1π(π−α+sin⁡2α2)V_o = V_s\sqrt{\frac{1}{\pi}\left(\pi - \alpha + \frac{\sin 2\alpha}{2}\right)}

where VsV_s is the rms voltage of each half-winding. For a closer approximation to a sine wave, α\alpha is made large at the ends and small in the middle of each output half cycle.

Features: only step-down frequency with natural commutation; output contains harmonics; used in low-speed large AC motor drives.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Power Electronics chapter 6 questions →