- 2068 Chaitra · 5 marks
3-bit even parity generator and 4-bit checker
Short answer
A 3-bit even parity generator computes P = A ⊕ B ⊕ C using two XOR gates. A 4-bit even parity checker produces PEC = A ⊕ B ⊕ C ⊕ P with three XOR gates; PEC=0 indicates no error.
Design a 3-bit even parity generator and 4-bit even parity checker circuit.
Parity is used to detect single-bit errors. With even parity, the transmitted word (data + parity bit) always has an even number of 1s.
3-bit even parity generator
Inputs ; output makes the total number of 1s even.
| A | B | C | P |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
A --+
+--[XOR]--+
B --+ +--[XOR]--- P
C ------------+
4-bit even parity checker
The receiver gets and produces the parity error check : 0 if the count of 1s is even (no error), 1 if odd (error).
| A B C P | No. of 1s | PEC |
|---|---|---|
| 0000 | 0 | 0 |
| 0001 | 1 | 1 |
| 0011 | 2 | 0 |
| 0111 | 3 | 1 |
| 1111 | 4 | 0 |
| (other rows follow the same rule) |
for minterms 1, 2, 4, 7, 8, 11, 13, 14 (odd number of 1s). The K-map is a checkerboard, so
A --+
+--[XOR]--+
B --+ |
+--[XOR]--- PEC
C --+ |
+--[XOR]--+
P --+
Example
Data : generator gives ; sent word . If received correctly, (no error). If bit C flips (received ), , so an error is flagged.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Parity bits and 3-bit even parity generator · Digital Logic, chapter 4 · asked 2×
- Parity bits and 3-bit odd parity generator · Digital Logic, chapter 4 · asked 2×
- Circuit giving 2's complement of a 4-bit number · Digital Logic, chapter 5
- (4,3) even parity code is linear, odd parity is not · Communication Systems, chapter 8
- 8085 ALP: odd parity transfer with bit change · Microprocessor, chapter 2
- Design FSA accepting even number of a's · Discrete Structure, chapter 2 · asked 4×