- 2068 Baisakh (old course) · 6 marks
Static and dynamic errors in DAC
Short answer
Static errors include offset, gain error, INL, and DNL; DNL < –1 LSB causes non-monotonicity. Dynamic errors comprise settling time to ±½ LSB, slew limiting, glitches at major carry transitions, overshoot, and harmonic distortion. Static errors affect DC accuracy, dynamic errors limit speed and signal quality.
Write a short note on Static and Dynamic errors in Digital to Analog Converters.
DAC errors are of two kinds: static errors, which exist when the digital input is steady, and dynamic errors, which appear when the input changes.
Static errors
- Offset error: output is not zero for input code 0; the whole characteristic is shifted. Trimmed by an offset adjustment.
- Gain (full-scale) error: deviation of the slope from the ideal; full-scale output is wrong. Trimmed by adjusting the reference.
- Integral nonlinearity (INL): maximum deviation of the actual output from the ideal straight line.
- Differential nonlinearity (DNL): deviation of each step from 1 LSB. DNL < -1 LSB makes the DAC non-monotonic.
- Monotonicity error: the output decreases when the code increases.
- Drift: change of offset and gain with temperature and time; supply sensitivity (PSRR). Causes: resistor mismatch in R-2R ladder, switch resistance, reference and op-amp errors.
Dynamic errors
- Settling time: time needed for the output to reach and stay within +/-1/2 LSB of the final value after a code change. It is limited by the op-amp bandwidth and capacitances.
- Slew rate limit: large steps produce a slew-limited, not exponential, response.
- Glitches: spikes at major carry changes (0111 1111 to 1000 0000) because switches change at different times; the glitch energy is measured in nV-s. Reduced by a deglitching sample-and-hold or by segmented DACs.
- Overshoot and ringing of the output amplifier.
- Feedthrough of the digital signals to the analog output.
- Clock jitter and harmonic distortion (THD), SNR, SFDR in high-speed DACs.
Output
^ ___ overshoot
| / \____ settling band +/- 1/2 LSB
| / ------------ final value
| __/ <- slew
+----|------------|--------------> time
code change settling time
Static errors determine accuracy of DC output; dynamic errors limit the speed and signal quality for waveform generation.
✓ Answer checked by Claude Sonnet 5.5
Related questions
- Errors in ADC and DAC · Instrumentation II, chapter 4 · asked 7×
- DNL and INL errors in ADC and DAC · Instrumentation II, chapter 4 · asked 2×
- Digital transmission system; analog vs digital · Instrumentation II, chapter 5
- Analog and digital communication systems · Instrumentation II, chapter 5
- Advantages of digital over analog transmission · Instrumentation II, chapter 5
- Why digitize analog signals · Instrumentation II, chapter 4 · asked 2×
- Static and dynamic hazards and their elimination · Digital Logic, chapter 3 · asked 2×
- Static vs dynamic mathematical model · Simulation and Modeling, chapter 2 · asked 3×
- Static vs dynamic implementation of list · Data Structure and Algorithm, chapter 3 · asked 2×
- Static versus dynamic binding trade-offs · Object Oriented Programming, chapter 7