- 2081 Bhadra · 1+3 marks
Multiplexer tree; 1:16 DEMUX from 1:4
Short answer
A multiplexer tree builds larger MUX/DEMUX from smaller ones. A 1:16 DEMUX uses one 1:4 DEMUX with selects S3S2 to distribute data to four 1:4 DEMUXes driven by S1S0, giving 16 outputs. No extra gates needed.
What is a multiplexer tree? Construct a 1:16 demultiplexer using only 1:4 demultiplexers and logic gates if necessary.
Multiplexer tree
A multiplexer tree is a larger multiplexer built by connecting smaller multiplexers in two or more levels. The lower select bits drive the first-level MUXes and the higher select bits drive the next level, which picks one first-level output. Example: a 16:1 MUX from five 4:1 MUXes. The same idea used with DEMUXes is called a demultiplexer tree.
1:16 DEMUX from 1:4 DEMUXes
A 1:16 DEMUX needs 4 select lines . Use five 1:4 DEMUXes in two levels:
- Level 1: one 1:4 DEMUX receives the data input ; its selects are the MSBs . It sends to one of four lines.
- Level 2: four 1:4 DEMUXes, each fed from one level-1 output, all with selects . They give the 16 outputs –.
S1 S0
+-------+
+--->| DM1 |--> Y0 .. Y3
| +-------+
S3 S2 | +-------+
+-------+ | +->| DM2 |--> Y4 .. Y7
D -->| DM0 0|---+ | +-------+
| 1|-----+ +-------+
| 2|------->| DM3 |--> Y8 .. Y11
| 3|---+ +-------+
+-------+ | +-------+
+--->| DM4 |--> Y12 .. Y15
+-------+
(DM1-DM4 all use S1 S0)
Working: if , DM0 () sends to DM3; DM3 () sends it to its second output, which is . No extra gates are needed.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Multiplexer tree; 16:1 MUX from 4:1 · Digital Logic, chapter 4
- 1:32 DEMUX tree from 1:8 and 1:2 DEMUXes · Digital Logic, chapter 4
- DEMUX vs decoder; 4×16 decoder from 2×4 · Digital Logic, chapter 4
- F = (A+B)(C+D)E using NOR gates only · Digital Logic, chapter 2
- 1:16 DEMUX using 1:2 DEMUXes · Digital Logic, chapter 4
- 2-input XOR using NOR gates only · Digital Logic, chapter 2 · asked 2×
- Short note: Logic gates · Basic Electrical and Electronics Engineering, chapter 3
- X-OR gate using NAND gates only · Basic Electronics Engineering, chapter 6