Skip to main content

32:1 MUX tree; implement Σm(0,1,3,8,9,13,15)

Short answer

A 32:1 MUX tree uses four 8:1 MUXes on first level with S2-S0, and a 4:1 MUX with S4-S3 to select among them. For Y=Σm(0,1,3,8,9,13,15) with variables A,B,C,D, use an 8:1 MUX with A,B,C selects, data inputs: I0=1, I1=D, I2=0, I3=0, I4=1, I5=0, I6=D, I7=D.

How do you design 32:1 Mux by using multiplexer tree? Implement logic function Y = Σm(0,1,3,8,9,13,15) by using suitable multiplexer.

32:1 MUX by multiplexer tree

A 32:1 MUX needs 5 select lines S4S_4–S0S_0. A common tree uses four 8:1 MUXes and one 4:1 MUX:

  • Level 1: four 8:1 MUXes with selects S2S1S0S_2S_1S_0: M1 takes I0I_0–I7I_7, M2 I8I_8–I15I_{15}, M3 I16I_{16}–I23I_{23}, M4 I24I_{24}–I31I_{31}.
  • Level 2: one 4:1 MUX (M5) with selects S4S3S_4S_3 selects one of M1–M4.
           S2 S1 S0
 I0-I7   -->[M1 8:1]--+
 I8-I15  -->[M2 8:1]--+-->[M5 4:1]---> Y
 I16-I23 -->[M3 8:1]--+     S4 S3
 I24-I31 -->[M4 8:1]--+
S4S3S_4S_3Selected MUXInputs reached
00M1I0I_0–I7I_7
01M2I8I_8–I15I_{15}
10M3I16I_{16}–I23I_{23}
11M4I24I_{24}–I31I_{31}

Example: S=10101S = 10101 → M3 picks its input 5 (I21I_{21}) and M5 (S4S3=10S_4S_3 = 10) passes it, so Y=I21Y = I_{21}. (With only 4:1 MUXes the tree would need 8 + 2 + 1 = 11 MUXes.)

Implementing Y=Σm(0,1,3,8,9,13,15)Y = \Sigma m(0,1,3,8,9,13,15)

The largest minterm is 15, so Y=Y(A,B,C,D)Y = Y(A,B,C,D). A suitable MUX is an 8:1 MUX with A,B,CA, B, C on the selects and DD on the data inputs.

I0I_0I1I_1I2I_2I3I_3I4I_4I5I_5I6I_6I7I_7
D′D'02468101214
DD13579111315
Input1DD0010DDDD
            +--------+
  1 ------->| I0     |
  D ------->| I1     |
  0 ------->| I2     |
  0 ------->| I3 8:1 |----> Y
  1 ------->| I4 MUX |
  0 ------->| I5     |
  D ------->| I6     |
  D ------->| I7     |
            +--------+
             A  B  C

Check: ABCD=1111ABCD = 1111 (15): select 111 → I7=D=1I_7 = D = 1, Y=1Y = 1. ABCD=0010ABCD = 0010 (2): select 001 → I1=D=0I_1 = D = 0, Y=0Y = 0. All 16 rows match.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 4 questions →