- 2081 Bhadra · 4+2 marks
K-map ΠM(0,2,4,6,7,8,10,13,15) and 8:1 MUX
Short answer
Minimal SOP: Y = B'D + A'C'D + ABD'. Using an 8:1 multiplexer with A, B, C as select lines: I0=I1=I2=I4=I5 = D, I3 = 0, I6=I7 = D'. One inverter generates D'.
Simplify the following Boolean logic function using K-map. Also realize the logic function using an 8:1 multiplexer and necessary logic gates. Y(A,B,C,D) = ΠM(0,2,4,6,7,8,10,13,15)
means Y = 0 at these cells. So Y = 1 at the remaining cells:
K-map simplification
CD
AB 00 01 11 10
+---+---+---+---+
00 | 0 | 1 | 1 | 0 |
+---+---+---+---+
01 | 0 | 1 | 0 | 0 |
+---+---+---+---+
11 | 1 | 0 | 0 | 1 |
+---+---+---+---+
10 | 0 | 1 | 1 | 0 |
+---+---+---+---+
Grouping the 1s:
- Quad m(1,3,9,11) →
- Pair m(1,5) →
- Pair m(12,14) →
(Grouping the 0s gives the minimal POS , which has more terms, so the SOP form is used.)
Realization with an 8:1 multiplexer
Use A, B, C as the select lines and connect each data input – to 0, 1, D or . For each value of ABC, compare Y for D = 0 and D = 1:
| ABC (sel) | Minterms | Y at D=0 | Y at D=1 | Data input |
|---|---|---|---|---|
| 000 | 0, 1 | 0 | 1 | |
| 001 | 2, 3 | 0 | 1 | |
| 010 | 4, 5 | 0 | 1 | |
| 011 | 6, 7 | 0 | 0 | |
| 100 | 8, 9 | 0 | 1 | |
| 101 | 10, 11 | 0 | 1 | |
| 110 | 12, 13 | 1 | 0 | |
| 111 | 14, 15 | 1 | 0 |
+-----------+
D ───── | I0 |
D ───── | I1 |
D ───── | I2 |
0 ───── | I3 8:1 |── Y
D ───── | I4 MUX |
D ───── | I5 |
D' ───── | I6 |
D' ───── | I7 |
+-----------+
S2 S1 S0
A B C
D ──[NOT]── D'
Only one NOT gate is needed besides the multiplexer. Check: for , Y = , so minterm 12 (D=0) gives 1 and minterm 13 gives 0, as required.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- K-map Σ(0,2,3,4,7,8,10,13)+d, logic circuit · Digital Logic, chapter 3
- Function Σm(0,2,3,5,7,8,10,13,15) using 1:8 DEMUX · Digital Logic, chapter 4
- K-map Σm(7,9,12,13,14,15)+d, NOR-only · Digital Logic, chapter 3
- Minterms/maxterms; K-map Σm(2,4,5,13,14)+d, universal gates · Digital Logic, chapter 3
- K-map Σm(0,1,2,4,7,8,9,10,12,15)+d, NOR-only · Digital Logic, chapter 3
- 32:1 MUX tree; implement Σm(0,1,3,8,9,13,15) · Digital Logic, chapter 4
- K-map: x'yz + x'y'z + xyz with gates · Basic Electronics Engineering, chapter 6 · asked 2×
- Multiplexer and 4:1 MUX · Basic Electronics Engineering, chapter 6 · asked 2×
- Short note: Logic gates · Basic Electrical and Electronics Engineering, chapter 3