- Asked 2/22
- 2080 Baisakh · 2+3 marks
Positive/negative logic; Ex-NOR using NOR
Short answer
Positive logic uses HIGH=1, LOW=0; negative logic uses HIGH=0, LOW=1. The same physical gate becomes AND in positive logic but OR in negative logic. Ex-NOR (XNOR) can be built with four NOR gates: compute (A+B)′, then (A+(A+B)′)′ and (B+(A+B)′)′, and NOR these to get A⊙B.
Describe positive and negative logic with an example. Construct Ex-NOR gate using only NOR gates.
Positive and negative logic
- Positive logic: HIGH voltage = 1, LOW voltage = 0. Example: TTL with +5 V = 1, 0 V = 0.
- Negative logic: HIGH voltage = 0, LOW voltage = 1. Example: +5 V = 0, 0 V = 1.
Example: a gate gives a HIGH output only when both inputs are HIGH (L L → L, L H → L, H L → L, H H → H).
- In positive logic this is 00→0, 01→0, 10→0, 11→1: an AND gate.
- In negative logic this is 11→1, 10→1, 01→1, 00→0: an OR gate.
So positive AND = negative OR (and positive NAND = negative NOR, positive XOR = negative XNOR).
Ex-NOR gate using only NOR gates
needs four 2-input NOR gates (the dual of the 4-NAND XOR).
A --+---------------[NOR G2]--+
| | |
+--[NOR G1]---G1--+ +--[NOR G4]-- Y
| | |
B --+---------------[NOR G3]--+
| A | B | Y | |||
|---|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Positive/negative logic; XNOR using NAND · Digital Logic, chapter 2 · asked 2×
- Universal gates; positive and negative logic · Digital Logic, chapter 2
- 3-input XNOR using NOR gates only · Digital Logic, chapter 2
- F = (A+B)(C+D)E using NOR gates only · Digital Logic, chapter 2
- 2-input XOR using NOR gates only · Digital Logic, chapter 2 · asked 2×
- De Morgan; positive NAND equals negative NOR · Digital Logic, chapter 2
- Positive and negative logic · Digital Logic, chapter 2 · asked 2×
- Short note: Ex-OR and Ex-NOR gate · Basic Electrical and Electronics Engineering, chapter 3
- X-OR gate using NAND gates only · Basic Electronics Engineering, chapter 6