- 2072 Kartik · 2+5 marks
Mirror output current error and Widlar resistance
Short answer
Output current differs because finite β gives IO = IREF/(1+2/β), Early effect makes IO vary with VCE2, and transistor mismatch exists. Small-signal derivation yields Widlar output resistance Ro ≈ ro(1+gm R'E) ≈ ro(1+gm RE) if RE<<rπ, raised by series feedback.
Why output current of simple mirror circuit is not exactly equal to reference current? Derive the output resistance of Widlar current source.
Why IO is not exactly equal to IREF
In a simple two-transistor mirror the output current IO is not exactly IREF because:
- Finite β (base current): IREF must supply IC1 plus both base currents: IREF = IC + 2IC/β, so IO = IREF/(1 + 2/β). For β = 100, IO is about 2% less than IREF.
- Early effect (finite ro): VCE1 = VBE ≈ 0.7 V but VCE2 is set by the load and is usually larger. Because of base-width modulation, IO = IC1(1 + (VCE2 − VBE)/VA), so IO is slightly larger and changes with output voltage.
- Mismatch: small differences in IS (emitter area, doping) and temperature between Q1 and Q2 make VBE1 = VBE2 give unequal currents.
Output resistance of the Widlar current source
+VCC IO (from load)
| |
R |
| IREF |
+------+ |
| | |
C1 | C2
Q1 B----+-------------B Q2
E1 E2
| |
| RE
| |
GND GND
DC relation: VBE1 − VBE2 = IO·RE, so IO·RE = VT ln(IREF/IO), giving IO << IREF.
Small-signal model: Q1 is diode-connected, so its resistance is only about 1/gm1 and the base of Q2 is close to ac ground. Apply a test voltage vx at the collector of Q2 and let ix flow into it.
Emitter node: ix flows into RE ‖ rπ (rπ goes to the
grounded base), so
ve = ix (RE ‖ rπ) = ix R'E
Base is grounded:
vbe = 0 - ve = -ix R'E
Current into collector:
ix = gm vbe + (vx - ve)/ro
= -gm ix R'E + (vx - ix R'E)/ro
Multiply by ro and collect terms:
vx = ix ro + ix R'E (1 + gm ro)
Ro = vx/ix = ro + R'E (1 + gm ro)
Since gm ro >> 1:
Ro ≈ ro (1 + gm R'E), R'E = RE ‖ rπ
If RE << rπ, then Ro ≈ ro(1 + gm RE), where gm = IO/VT and ro = VA/IO. A simple mirror has Ro = ro only, so the Widlar source has an output resistance larger by the factor (1 + gm RE). Since gm·RE = IO·RE/VT = ln(IREF/IO), this factor is typically about 4 to 6 (for example, 5.6 when IREF/IO = 100). This is the result of the current-series negative feedback provided by the unbypassed RE: any rise in IO raises the drop across RE, lowers VBE2 and pulls IO back down.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Current mirror requirements, Widlar resistance, best source · Advanced Electronics, chapter 1
- Current mirror conditions and Widlar output resistance · Advanced Electronics, chapter 1 · asked 3×
- Current mirror advantages and Widlar output resistance · Advanced Electronics, chapter 1
- Benefits of Widlar source and output resistance · Advanced Electronics, chapter 1 · asked 2×
- Widlar emitter resistance for 10 μA · Advanced Electronics, chapter 1
- Mirror error and active-load differential gain · Advanced Electronics, chapter 1
- Zener circuit output voltage and current · Basic Electrical and Electronics Engineering, chapter 3
- State equations of current-source RLC circuit · Control Systems, chapter 8
- Current from source in ladder circuit · Basic Electrical Engineering, chapter 2
- Bandgap reference voltage source · Electronics Devices and Circuit, chapter 6 · asked 3×