- 2075 Baisakh · 6 marks
Modes of operation of 8255
Short answer
The 8255A operates in Mode 0 (simple I/O without handshake), Mode 1 (strobed I/O with handshake using Port C lines), Mode 2 (bidirectional bus on Port A), and BSR mode (bit set/reset of Port C). Modes are selected by the control word's D7 and D6-D5 bits.
Explain different modes of operation in 8255.
The 8255A PPI has three operating modes for its ports, selected by the control word (D7 = 1), plus a bit set/reset mode.
Mode 0 : Simple (basic) I/O
- Ports A, B and C (as two 4-bit halves) work as simple input or output; no handshake.
- Outputs are latched, inputs are not latched.
- Used for LEDs, switches and 7-segment displays. Example: control word
90Hsets Port A as input and Port B, Port C as output.
Mode 1 : Strobed (handshake) I/O
- Only Port A and Port B can be used; each acts as an 8-bit I/O port with 3 handshake lines taken from Port C.
- Input port signals: STB (strobe from device), IBF (input buffer full), INTR (interrupt request).
- Output port signals: OBF (output buffer full), ACK (acknowledge from device), INTR.
- Port A uses PC3–PC5 (input) or PC3, PC6, PC7 (output); Port B uses PC0–PC2. Interrupt enable flip-flops INTE are set by BSR.
- Used for keyboards and printers.
Mode 2 : Bidirectional bus
- Only Port A; the same 8 lines work as input and output (bidirectional) with handshake signals PC3–PC7 (INTR, OBF, ACK, STB, IBF).
- Port B can then be used in mode 0 or mode 1. Used for two-way transfer with another processor or disk controller.
BSR mode (D7 = 0)
Sets or resets a single bit of Port C: D3–D1 select the bit, D0 = 1 sets and D0 = 0 resets.
I/O mode control word:
D7 D6 D5 D4 D3 D2 D1 D0
1 [A mode] PA PCu [B]PB PCl
D6D5: 00 mode0, 01 mode1, 1x mode2
D4,D3,D1,D0: 1 = input, 0 = output ; D2: 0 mode0, 1 mode1
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- 8255 mode 2 operation with timing diagram · Instrumentation II, chapter 2
- Modem and its modes of operation · Communication Systems, chapter 7
- Dual processor modes in centralized SPC · Telecommunications, chapter 4 · asked 4×
- LD instruction under addressing modes · Computer Organization and Architecture, chapter 2