Skip to main content

Convolutional encoding of 10011 with state and trellis

Short answer

For input 10011 with generators 111 and 101, the encoded sequence is 11 10 11 11 01 01 11. The state and trellis diagrams show transitions and outputs for each state.

Determine the encoded sequence for the following input message (m₀, m₁, m₂, m₃, m₄) = (1 0 0 1 1) using convolutional encoder having shift registers with three flip flops. Draw state and trellis diagrams.

Assumption: the encoder is the standard rate-1/2 encoder with a three-stage shift register (present bit and two delay flip-flops, constraint length K=3K=3) and generator sequences g(1)=(1,1,1)g^{(1)}=(1,1,1), g(2)=(1,0,1)g^{(2)}=(1,0,1).

 Encoder: g1 = 111, g2 = 101 (K = 3, rate 1/2)

 m -->[ m_i ]-->[ m_i-1 ]-->[ m_i-2 ]
        |          |           |
        +---(+)----+-----------+---> c1 = mi+mi-1+mi-2
        |                      |
        +---(+)----------------+---> c2 = mi+mi-2
            output per bit: c1 c2
ci(1)=mi⊕mi−1⊕mi−2,ci(2)=mi⊕mi−2c_i^{(1)}=m_i\oplus m_{i-1}\oplus m_{i-2},\qquad c_i^{(2)}=m_i\oplus m_{i-2}

Encoded sequence

Message (m0…m4)=10011(m_0\dots m_4)=10011, followed by two 0s to return the register to 00.

iimim_imi−1m_{i-1}mi−2m_{i-2}c(1)c^{(1)}c(2)c^{(2)}
010011
101010
200111
310011
411001
501101
600111

By polynomials: c(1)(D)=(1+D3+D4)(1+D+D2)=1+D+D2+D3+D6c^{(1)}(D)=(1+D^3+D^4)(1+D+D^2)=1+D+D^2+D^3+D^6 and c(2)(D)=(1+D3+D4)(1+D2)=1+D2+D3+D4+D5+D6c^{(2)}(D)=(1+D^3+D^4)(1+D^2)=1+D^2+D^3+D^4+D^5+D^6, which give the same bits.

Encoded sequence: 11 10 11 11 01 01 11

State diagram

State = previous two inputs (mi−1mi−2)(m_{i-1}m_{i-2}): a = 00, b = 10, c = 01, d = 11.

Present stateInputOutput c1c2c_1c_2Next state
a (00)000a (00)
a (00)111b (10)
b (10)010c (01)
b (10)101d (11)
c (01)011a (00)
c (01)100b (10)
d (11)001c (01)
d (11)110d (11)
            +--0/00--+
            v        |
          [ a 00 ]---+
           ^     \
      0/11 |      \ 1/11
           |       v
        [ c 01 ]<--0/10--[ b 10 ]
           |  ----1/00--->   |
           ^                 | 1/01
      0/01 |                 v
           +-------------[ d 11 ]--+
                            ^      | 1/10
                            +------+
 label = input/output bits

Trellis diagram

      t0     t1     t2     t3     t4     t5     t6     t7
a 00  *      o      o      *      o      o      o      *
        \                 /  \                        /
           \             /      \                    /
b 10  o      *      o   /  o      *      o      o   /  o
               \      /            \              /
                  \  /              \            /
c 01  o      o      *      o      o   \  o      *      o
                                       \      /
                                        \  /
d 11  o      o      o      o      o      *      o      o
in:      1      0      0      1      1      0      0
out:    11     10     11     11     01     01     11

At each stage every state has two branches (input 0 and 1) as in the table; the path for 10011 is marked with *. The output read along the path is 11 10 11 11 01 01 11.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Communication Systems chapter 8 questions →