- 2076 Asoj · 5+2 marks
K-map ΠM(0,2,3,8,10,11,12,15)+d, NOR
Short answer
The simplified SOP is y = A'B + C'D. Implement with NOR gates: use NOR inverters to get B' and D', then NOR gates for (A+B')' and (C+D')', combine with a NOR to get y', and a final NOR inverter to produce y.
Simplify the following function using K-map. And also draw reduced circuit using NOR gate y(A,B,C,D) = ΠM(0,2,3,8,10,11,12,15) and d = ΠM(7,13,14).
Given with don't-cares . The listed maxterms are the 0-cells; the remaining cells 1, 4, 5, 6, 9 are 1s.
K-map
CD
AB 00 01 11 10
+---+---+---+---+
00 | 0 | 1 | 0 | 0 |
+---+---+---+---+
01 | 1 | 1 | X | 1 |
+---+---+---+---+
11 | 0 | X | 0 | X |
+---+---+---+---+
10 | 0 | 1 | 0 | 0 |
+---+---+---+---+
Simplified POS (grouping the 0s)
- Quad of 0s M(12,13,14,15) →
- Quad of 0s M(0,2,8,10) →
- Quad of 0s M(3,7,11,15) →
Simplified SOP (grouping the 1s)
- Quad m(4,5,6,7) →
- Quad m(1,5,9,13) →
Both forms are correct. The SOP form has only 2 terms and 4 literals, so it gives the smaller NOR circuit.
Reduced circuit using NOR gates
Each product term becomes a NOR of complemented literals:
B ──[NOR]── B' (inputs tied)
D ──[NOR]── D' (inputs tied)
A, B' ──[NOR]── P1 ─┐
├──[NOR]── y'
C, D' ──[NOR]── P2 ─┘
y' ──[NOR]── y (inputs tied)
Gates: 2 NOR inverters, 2 first-level NORs, 1 NOR giving and 1 NOR inverter: 6 two-input NOR gates.
(The POS form could be built as a NOR-NOR circuit, , but it needs 8 NOR gates including inverters.)
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- K-map Σm(7,9,12,13,14,15)+d, NOR-only · Digital Logic, chapter 3
- K-map Σ(0,1,4,8,10,11,12)+d, NOR · Digital Logic, chapter 3 · asked 5×
- K-map Σm(0,1,2,8,10,14,15)+d, POS with NOR · Digital Logic, chapter 3
- K-map Σm(0,1,2,4,7,8,9,10,12,15)+d, NOR-only · Digital Logic, chapter 3
- K-map Σ(1,2,3,8,9,10,11,13,14)+d, POS · Digital Logic, chapter 3
- K-map Σ(1,2,3,8,9,10,11,14)+d(0,4,12), NAND · Digital Logic, chapter 3 · asked 5×