- 2068 Chaitra · 5 marks
32:1 MUX from 16:1 and 2:1 MUXes
Short answer
Use two 16:1 MUXes for inputs I0–I15 and I16–I31, both with shared selects S3–S0. A 2:1 MUX with select S4 chooses between their outputs, yielding a 32:1 MUX. No extra gates needed.
Design a 32 to 1 multiplexer using 16 to 1 and 2 to 1 multiplexers.
A 32:1 MUX has inputs – and five select lines . It is built from two 16:1 MUXes and one 2:1 MUX (a multiplexer tree).
Design
- Level 1: MUX-1 (16:1) takes –; MUX-2 (16:1) takes –. Both share the lower selects .
- Level 2: a 2:1 MUX with select passes MUX-1 output when and MUX-2 output when .
S3 S2 S1 S0
+-----------+
I0-I15 -->| 16:1 MUX-1|--P--+ S4
+-----------+ | +------+
+-->|0 |
+-----------+ | 2:1 |---> Y
I16-I31 ->| 16:1 MUX-2|--Q----->|1 |
+-----------+ +------+
S3 S2 S1 S0
Output equation
where and , with the minterms of .
| Y | ||
|---|---|---|
| 0 | 0000 – 1111 | – |
| 1 | 0000 – 1111 | – |
Example
(= 25). MUX-1 gives and MUX-2 gives (both select input 9). The 2:1 MUX with passes , so . Correct.
Alternative: if the 16:1 MUXes (e.g. 74150) have enable inputs, connect to the enable of MUX-1 and to MUX-2, and OR the two outputs instead of using the 2:1 MUX.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- 16:1 MUX using 8:1 MUXes · Digital Logic, chapter 4
- Multiplexer tree; 16:1 MUX from 4:1 · Digital Logic, chapter 4
- 32:1 MUX tree from 4:1; implement Σ(0,1,3,8,9,13) · Digital Logic, chapter 4
- 32:1 MUX tree; implement Σm(0,1,3,8,9,13,15) · Digital Logic, chapter 4
- 8:1 MUX operation; 32:1 MUX from 8:1 · Digital Logic, chapter 4
- 8:1 MUX from 4:1 and 2:1 MUXes · Digital Logic, chapter 4
- Multiplexer and 4:1 MUX · Basic Electronics Engineering, chapter 6 · asked 2×
- Design regulator for 16 V from 25 V · Electronics Devices and Circuit, chapter 6
- Design LM317 regulator for 16 V from 24 V · Electronics Devices and Circuit, chapter 6
- Desander design, two basins (16 m³/s) · Hydropower Engineering, chapter 5