- 2079 Baisakh · 6 marks
8:1 MUX from 4:1 and 2:1 MUXes
Short answer
Use two 4:1 MUXes: first takes I0–I3, second takes I4–I7, both with select lines S1S0. Their outputs feed a 2:1 MUX with select S2; when S2=0 it passes the first output, when S2=1 passes the second, yielding an 8:1 multiplexer.
Design 8:1 Multiplexer using 4:1 Multiplexer and 2:1 Multiplexer.
An 8:1 MUX has 8 data inputs – and 3 select lines . It can be built as a multiplexer tree from two 4:1 MUXes and one 2:1 MUX.
Design
- Level 1: two 4:1 MUXes. MUX-1 takes –, MUX-2 takes –. Both use the lower select bits .
- Level 2: one 2:1 MUX picks MUX-1 output (when ) or MUX-2 output (when ).
S1 S0
+-------+
I0 ---->| |
I1 ---->| 4:1 |--P--+
I2 ---->| MUX-1 | | S2
I3 ---->| | | +-----+
+-------+ +->|0 |
+-------+ | 2:1 |---> Y
I4 ---->| | +->|1 |
I5 ---->| 4:1 |--Q--+ +-----+
I6 ---->| MUX-2 |
I7 ---->| |
+-------+
S1 S0
Function table
| Y | |||
|---|---|---|---|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 |
Working
Substituting gives , the 8:1 MUX equation, where is the minterm of .
Example: . Both 4:1 MUXes select their input 2, so and . The 2:1 MUX with passes , so . Correct.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- 32:1 MUX from 16:1 and 2:1 MUXes · Digital Logic, chapter 4
- Multiplexer tree; 16:1 MUX from 4:1 · Digital Logic, chapter 4
- 16:1 MUX using 8:1 MUXes · Digital Logic, chapter 4
- 32:1 MUX tree; implement Σm(0,1,3,8,9,13,15) · Digital Logic, chapter 4
- 8:1 MUX operation; 32:1 MUX from 8:1 · Digital Logic, chapter 4
- 32:1 MUX tree from 4:1; implement Σ(0,1,3,8,9,13) · Digital Logic, chapter 4
- Multiplexer and 4:1 MUX · Basic Electronics Engineering, chapter 6 · asked 2×