Skip to main content

8:1 MUX from 4:1 and 2:1 MUXes

Short answer

Use two 4:1 MUXes: first takes I0–I3, second takes I4–I7, both with select lines S1S0. Their outputs feed a 2:1 MUX with select S2; when S2=0 it passes the first output, when S2=1 passes the second, yielding an 8:1 multiplexer.

Design 8:1 Multiplexer using 4:1 Multiplexer and 2:1 Multiplexer.

An 8:1 MUX has 8 data inputs I0I_0–I7I_7 and 3 select lines S2S1S0S_2S_1S_0. It can be built as a multiplexer tree from two 4:1 MUXes and one 2:1 MUX.

Design

  • Level 1: two 4:1 MUXes. MUX-1 takes I0I_0–I3I_3, MUX-2 takes I4I_4–I7I_7. Both use the lower select bits S1S0S_1 S_0.
  • Level 2: one 2:1 MUX picks MUX-1 output (when S2=0S_2 = 0) or MUX-2 output (when S2=1S_2 = 1).
           S1 S0
         +-------+
 I0 ---->|       |
 I1 ---->| 4:1   |--P--+
 I2 ---->| MUX-1 |     |    S2
 I3 ---->|       |     |  +-----+
         +-------+     +->|0    |
         +-------+        | 2:1 |---> Y
 I4 ---->|       |     +->|1    |
 I5 ---->| 4:1   |--Q--+  +-----+
 I6 ---->| MUX-2 |
 I7 ---->|       |
         +-------+
           S1 S0

Function table

S2S_2S1S_1S0S_0Y
000I0I_0
001I1I_1
010I2I_2
011I3I_3
100I4I_4
101I5I_5
110I6I_6
111I7I_7

Working

P=S1′S0′I0+S1′S0I1+S1S0′I2+S1S0I3P = S_1'S_0'I_0 + S_1'S_0 I_1 + S_1S_0'I_2 + S_1S_0I_3 Q=S1′S0′I4+S1′S0I5+S1S0′I6+S1S0I7Q = S_1'S_0'I_4 + S_1'S_0 I_5 + S_1S_0'I_6 + S_1S_0I_7 Y=S2′P+S2QY = S_2'P + S_2 Q

Substituting gives Y=∑k=07mkIkY = \sum_{k=0}^{7} m_k I_k, the 8:1 MUX equation, where mkm_k is the minterm of S2S1S0S_2S_1S_0.

Example: S2S1S0=110S_2S_1S_0 = 110. Both 4:1 MUXes select their input 2, so P=I2P = I_2 and Q=I6Q = I_6. The 2:1 MUX with S2=1S_2 = 1 passes QQ, so Y=I6Y = I_6. Correct.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 4 questions →