- 2078 Bhadra · 2+3 marks
PLA and full subtractor using PLA
Short answer
PLA (Programmable Logic Array) contains programmable AND and OR arrays. For a full subtractor, difference D = A⊕B⊕Bin, borrow output Bo = A'Bin + A'B + BBin. Implement with 7 product terms in the AND array, then OR arrays sum appropriate terms.
Define PLA (Programmable Logic Array). Implement the full subtractor using PLA.
A PLA (Programmable Logic Array) is a programmable logic device with a programmable AND array followed by a programmable OR array. The AND array generates the needed product terms of the inputs and the OR array sums any of them for each output, so it can implement several SOP functions that share product terms.
Full subtractor using PLA
Inputs (minuend), (subtrahend), (borrow in). Outputs: difference and borrow out .
| A | B | D | ||
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
(XOR) cannot be simplified, so 4 + 3 = 7 product terms are needed.
PLA programming table (1 = true input, 0 = complemented, – = not used):
| Term | Product | A | B | D | ||
|---|---|---|---|---|---|---|
| 1 | 0 | 0 | 1 | 1 | – | |
| 2 | 0 | 1 | 0 | 1 | – | |
| 3 | 1 | 0 | 0 | 1 | – | |
| 4 | 1 | 1 | 1 | 1 | – | |
| 5 | 0 | – | 1 | – | 1 | |
| 6 | 0 | 1 | – | – | 1 | |
| 7 | – | 1 | 1 | – | 1 |
A B Bin (true and complement lines)
| | |
[ AND array: P1 ... P7 ] (programmed)
|
[ OR array ]
OR1 = P1+P2+P3+P4 ---> D
OR2 = P5+P6+P7 ---> Bo
So a 3-input, 7-product-term, 2-output PLA implements the full subtractor.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Full subtractor using a 1:4 DEMUX · Digital Logic, chapter 4 · asked 6×
- Full subtractor using a 2×4 decoder · Digital Logic, chapter 4 · asked 4×
- Full subtractor using decoder; combinational circuit · Digital Logic, chapter 4
- Full subtractor from half subtractors · Digital Logic, chapter 5
- 2-bit fast adder; full subtractor from half subtractors · Digital Logic, chapter 5
- PLA for F1 = Σm(3,5,6,7), F2 = Σm(0,2,4,7) · Digital Logic, chapter 4
- Linear queue using array · Data Structure and Algorithm, chapter 2 · asked 2×