- Asked 6/22
- 2079 Bhadra · 5 marks
- 2076 Chaitra · 5 marks
- 2072 Chaitra · 6 marks
Full subtractor using a 1:4 DEMUX
Short answer
Set the DEMUX data input to 1, use A,B as select lines to obtain minterms Y0–Y3. Difference D = B_in XOR (Y1 + Y2) and borrow B_o = Y1 + B_in·(Y0 + Y3). Implement with OR, XOR, AND gates.
Realize a full-subtractor logic circuit using a single 1:4 demultiplexer and necessary logic gates.
A full subtractor subtracts and a borrow-in from , giving difference and borrow-out .
Truth table
| A | B | D | ||
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
Using a 1:4 DEMUX as a 2-to-4 decoder
Connect the data input of the 1:4 demultiplexer to logic 1 and use A, B as its select lines . Each output is then one minterm of A and B:
Group the truth table by A, B and see how D and depend on :
| AB | Active output | D | |
|---|---|---|---|
| 00 | |||
| 01 | 1 | ||
| 10 | 0 | ||
| 11 |
So:
(Since exactly one Y is 1, .)
Circuit
+------------+
1 ────>| Din Y0 |── Y0
| Y1 |── Y1
| 1:4 Y2 |── Y2
| DEMUX Y3 |── Y3
+------------+
S1 S0
A B
Y1, Y2 ─────[OR]── Q
Q, Bin ─────[XOR]─────────────── D
Y0, Y3 ─────[OR]── P
P, Bin ─────[AND]── Bin·P ──┐
├─[OR]── Bo
Y1 ─────────────────────────┘
Gates needed: one 1:4 DEMUX, three 2-input OR gates, one AND gate and one XOR gate.
Check: A=0, B=1, =1 (minterm 3): , so , and . This matches the truth table.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Full adder using a single 1:4 DEMUX · Digital Logic, chapter 4 · asked 5×
- Full subtractor using a 2×4 decoder · Digital Logic, chapter 4 · asked 4×
- Full subtractor using decoder; combinational circuit · Digital Logic, chapter 4
- Full subtractor from half subtractors · Digital Logic, chapter 5
- 2-bit fast adder; full subtractor from half subtractors · Digital Logic, chapter 5
- PLA and full subtractor using PLA · Digital Logic, chapter 4
- Full adder using a single 4:1 MUX · Digital Logic, chapter 4
- Function Σm(0,2,3,5,7,8,10,13,15) using 1:8 DEMUX · Digital Logic, chapter 4
- Short note: Logic gates · Basic Electrical and Electronics Engineering, chapter 3
- Choppers; single-phase full bridge inverter · Advanced Electronics, chapter 7 · asked 2×
- Single-phase full converter, 10 A, α = 30° · Power Electronics, chapter 2 · asked 4×
- Full duplex on a single twisted pair · Telecommunications, chapter 2