- 2078 Kartik · 5+2 marks
2-bit fast adder; full subtractor from half subtractors
Short answer
A 2-bit fast adder uses carry look-ahead: Gi = AiBi, Pi = Ai⊕Bi; C1 = G0+P0C0, C2 = G1+P1G0+P1P0C0; sums S0 = P0⊕C0, S1 = P1⊕C1. A full subtractor is built with two half subtractors: first gives D1 = A⊕B, B1 = A'B; second gives D = D1⊕Bin, B2 = (A⊕B)'Bin; OR yields Bo = B1+B2.
Define and design 2-bit binary fast adder. Draw the circuit diagram of full subtractor using half subtractor.
2-bit binary fast adder
A fast adder (carry look-ahead adder) is a parallel adder in which all carries are produced directly from the input bits and the input carry, instead of waiting for the carry to ripple through each stage. This makes the addition time almost independent of the number of bits.
For each bit:
Carries for 2 bits ():
Sums:
A0,B0 -[XOR]-P0 -[AND]-G0
A1,B1 -[XOR]-P1 -[AND]-G1
C1 = G0 + P0.C0 (1 AND, 1 OR)
C2 = G1 + P1.G0 + P1.P0.C0 (2 AND, 1 OR)
S0 = P0 xor C0 ; S1 = P1 xor C1 (2 XOR)
C2 is the output carry.
Since comes from a two-level AND–OR circuit, it is ready after the same delay as .
Full subtractor using half subtractors
- HS1 (, ): ,
- HS2 (, ): ,
- (one OR gate)
A --->[ HS1 ]--D1-->[ HS2 ]----------> D
B --->[ ] Bin->[ ]
|B1 |B2
+----->[OR]<--+
+------------------> Bo
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Full subtractor from half subtractors · Digital Logic, chapter 5
- n-bit full adder block diagram · Digital Logic, chapter 5
- Half adder/subtractor; 1's and 2's complement subtraction · Digital Logic, chapter 5
- 2-bit fast adder and its advantage · Digital Logic, chapter 5
- 3-bit multiplier with binary parallel adder · Digital Logic, chapter 5
- Full subtractor using decoder; combinational circuit · Digital Logic, chapter 4
- VHDL PROCESS; full adder with half adders · Embedded System, chapter 9
- Two-tape TM as binary adder · Theory of Computation, chapter 4
- VHDL models; full adder structural · Embedded System, chapter 9