- 2075 Chaitra · 1+4 marks
ROM and implementing two functions
Short answer
ROM is non-volatile memory with a fixed AND (decoder) and programmable OR array. For F1 and F2, use an 8×2 ROM: the 3-to-8 decoder generates minterms; connect m2,m3,m5,m6 to F1 and m0,m1,m5 to F2.
What is ROM? Implement given functions F1(A,B,C) = Σ(2,3,5,6) and F2(A,B,C) = Σ(0,1,5) using ROM.
ROM (Read Only Memory) is a non-volatile memory whose contents are fixed once programmed and can only be read in normal operation. As a logic device it is a fixed AND array (decoder) that generates all minterms of the address inputs, followed by a programmable OR array.
F1 = Σ(2,3,5,6), F2 = Σ(0,1,5) using ROM
Three inputs and two outputs, so an 8 × 2 ROM (3-to-8 decoder + 2 OR gates).
| Address | Minterm | ||
|---|---|---|---|
| 000 | 0 | 1 | |
| 001 | 0 | 1 | |
| 010 | 1 | 0 | |
| 011 | 1 | 0 | |
| 100 | 0 | 0 | |
| 101 | 1 | 1 | |
| 110 | 1 | 0 | |
| 111 | 0 | 0 |
A B C
| | |
[3-to-8 decoder]
m0 m1 m2 m3 m4 m5 m6 m7
. . x x . x x . --> OR1 --> F1
x x . . . x . . --> OR2 --> F2
(x = connection kept, . = removed)
When an address is applied, the decoder makes one minterm line high; each output is 1 if that line is connected to its OR gate. Example: activates , which is connected to both OR gates, so .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- PLA for F1 = Σm(3,5,6,7), F2 = Σm(0,2,4,7) · Digital Logic, chapter 4
- RAM vs ROM; functions using PROM · Digital Logic, chapter 4
- Design ROM for X,Y,Z to F1,F2 table · Embedded System, chapter 4
- Design ROM for A,B,C to F1-F4 table · Embedded System, chapter 4 · asked 2×
- Design ROM for X,Y,Z to F1-F4 table · Embedded System, chapter 4 · asked 2×
- Find F1 and F2 for equilibrium · Applied Mechanics, chapter 2