- Asked 3/22
- 2075 Asoj · 6 marks
- 2073 Shrawan · 2+4 marks
- 2070 Chaitra · 3+3 marks
Interconnection structure of computer
Short answer
The interconnection structure links CPU, memory, and I/O modules. Transfers include memory read/write, I/O read/write, and DMA. Common interconnection types are shared bus, bus hierarchy, and point-to-point. A bus operation involves arbitration, then placing address, control, and data.
What do you mean by interconnection structure? Explain the interconnection of CPU with memory and I/O devices and the different types of interconnections and operations over them.
The interconnection structure is the collection of paths that connect the main modules of a computer (CPU, memory and I/O modules) so that they can exchange data and control information. Its design depends on what each module needs to send and receive.
Modules and their transfers
+-----+ data / address / control +--------+
| CPU |<==========================>| Memory |
+-----+ +--------+
^ ^
| +------------+ |
+------->| I/O module |<------------+
+------------+ (DMA)
| |
Peripheral devices
- Memory module: has N words with unique addresses. It accepts Read and Write control signals, an address and data.
- I/O module: seen from inside the computer, it works like memory (read and write), but it also controls one or more external devices and can send interrupt signals to the CPU.
- CPU: reads instructions and data, writes data, sends control signals, and receives interrupts.
Types of transfers (operations)
- Memory to CPU: the CPU reads an instruction or data.
- CPU to memory: the CPU writes data.
- I/O to CPU: the CPU reads data from an I/O device through an I/O module.
- CPU to I/O: the CPU sends data to an I/O device.
- I/O to or from memory: direct memory access (DMA), without the CPU.
Types of interconnections
- Bus structure: a shared communication path made of address, data and control lines. Only one device can send at a time. This is the most common structure.
- Multiple buses (bus hierarchy): a local bus, a system bus and an expansion bus, joined by bridges, to reduce the load on each bus.
- Point-to-point (crossbar or switch): each pair of modules has its own direct link. This is used in modern processors (for example QuickPath, HyperTransport, PCI Express).
Operation on a bus
To send data, a module must (1) obtain the use of the bus (arbitration), then (2) place the address, control signals and data on the lines. For a read, the CPU sends the address and a Read signal, and the memory places the data on the data bus. For a write, the CPU sends the address, the data and a Write signal, and the memory stores the data.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- DMA vs CPU memory request · Computer Organization and Architecture, chapter 7
- Functional view and operations of a computer · Computer Organization and Architecture, chapter 1
- Bus structure of a typical computer · Computer Organization and Architecture, chapter 1
- Bus interconnection · Computer Organization and Architecture, chapter 1 · asked 2×
- CPU and IOP communication · Computer Organization and Architecture, chapter 7 · asked 2×
- General register organization in CPU · Computer Organization and Architecture, chapter 2
- Memory devices; PAL vs PLA · Digital Logic, chapter 4
- Data structure types and operations · Data Structure and Algorithm, chapter 1
- Data structure and basic operations · Data Structure and Algorithm, chapter 1
- CPU simulation with example · Simulation and Modeling, chapter 10 · asked 4×
All Computer Organization and Architecture chapter 1 questions →