- 2074 Asoj · 10 marks
Microinstruction fields and sequencing techniques
Short answer
A microinstruction has F1-F3 for microoperations, CD for condition, BR for branch type, and AD for address. Sequencing increments CAR, uses conditional/unconditional branch to AD, maps opcode to routine address, and supports subroutine CALL/RET via the SBR.
Describe the various fields in a microinstruction format. Explain the sequencing techniques used in microinstruction format with necessary diagrams.
Fields of a microinstruction
A microinstruction (20 bits in Mano's design) has:
- F1, F2, F3 (3 bits each): microoperation fields. Each selects a microoperation to execute at the same time as the other two (for example F1 = 110 PCTAR, F2 = 100 READ, F3 = 101 INCPC).
- CD (2 bits): condition field. 00 = U (unconditional), 01 = I (indirect bit), 10 = S (sign bit of AC), 11 = Z (AC zero).
- BR (2 bits): branch field: 00 JMP, 01 CALL, 10 RET, 11 MAP.
- AD (7 bits): address field, giving the branch address.
| F1(3) | F2(3) | F3(3) | CD(2) | BR(2) | AD(7) |
Sequencing techniques
Sequencing means selecting the address of the next microinstruction. The techniques are:
- Incrementing CAR: the microinstructions of a routine are stored in sequence, so CAR ← CAR + 1 is the default.
- Unconditional branching: BR = JMP with CD = U, so CAR ← AD.
- Conditional branching: CD selects a status bit; if it is 1, CAR ← AD, otherwise CAR ← CAR + 1.
- Mapping: at the end of fetch, the opcode is mapped to the routine address (0 + opcode + 00).
- Subroutine call and return: CALL saves CAR + 1 in the subroutine register SBR and jumps to AD; RET loads CAR ← SBR. A common routine (like INDRCT) can be shared by many routines.
opcode --> mapping ------+
AD field ----------------+--> [ MUX ] --> CAR --> Control mem
SBR ----------------------+ ^
CAR + 1 -------------------------+
select by CD, BR, status
Sequencing lets the control unit branch on status bits and reuse common routines, which keeps the microprogram short.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Microinstruction format and microprogram design · Computer Organization and Architecture, chapter 3
- Microinstruction format · Computer Organization and Architecture, chapter 3 · asked 4×
- Microinstruction format and fetch microprogram · Computer Organization and Architecture, chapter 3 · asked 2×
- Instruction fields and address formats for X=(E+F)*(G+H) · Computer Organization and Architecture, chapter 2
- Space diversity techniques with block diagrams · Wireless Communication, chapter 5
- Data transfer techniques for slow I/O · Instrumentation II, chapter 1 · asked 3×
- Second quarterly progress report in memo format · Communication English, chapter 7
All Computer Organization and Architecture chapter 3 questions →