- Asked 2/22
- 2075 Chaitra · 2 marks
- 2072 Chaitra · 2 marks
Limitations of single bus system
Short answer
A single bus limits bandwidth because only one transfer occurs at a time, causing slow devices to delay fast ones. Its length and load increase propagation delay. Arbitration adds overhead, and a bus failure stops the whole system, so scalability is limited.
Discuss the limitations of using a single bus system to connect different devices in any given system.
A single bus connects the CPU, memory and all I/O devices to one shared set of lines. It is simple and cheap, but it has these limitations:
- Bandwidth bottleneck: only one transfer can happen at a time. When many devices compete, they must wait, and overall speed falls.
- Speed mismatch: fast devices (CPU, memory) must share the bus with slow devices (keyboard, printer), so the bus is held up by the slowest devices.
- Propagation delay: as more devices are attached, the bus gets longer and has more capacitive load, so signals take longer and the clock must be slower.
- Arbitration overhead: the bus must be granted to one device for every transfer, which adds delay and needs extra control hardware.
- Single point of failure: if the bus fails, the whole system stops.
- Limited scalability: beyond a certain point, adding devices reduces performance instead of improving it.
These problems are reduced by using a bus hierarchy with separate local, system and expansion buses joined by bridges.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Data bus and address bus width · Computer Organization and Architecture, chapter 1 · asked 2×
- Bus structure of a typical computer · Computer Organization and Architecture, chapter 1
- FACTS devices changing the power system · High Voltage Engineering, chapter 1
- Interconnected system SLD with bus voltages · Power System Analysis I, chapter 1
- Microprocessor based system and bus organization · Microprocessor, chapter 1 · asked 5×
- Reactance diagram of eight-bus system · Power System Analysis I, chapter 3
All Computer Organization and Architecture chapter 1 questions →