- 2072 Asoj · 6 marks
Frequency response design procedure
Short answer
Obtain the pulse transfer function G(z) with ZOH. Transform to the w-plane via bilinear substitution z=(1+(T/2)w)/(1-(T/2)w). Choose gain K for the required static error constant. Draw the Bode plot of KG(jν) and select lead/lag compensator GD(w) to meet phase and gain margins. Transform GD(w) back to GD(z) and verify by simulation.
Write down the general procedures for frequency response design in discrete time control system.
Frequency-response design of a discrete-time system is done in the w-plane. The bilinear transformation maps the unit circle of the z-plane onto the imaginary axis of the w-plane, so the usual Bode-diagram methods can be used.
Procedure
- Find the pulse transfer function of the plant with the zero-order hold: .
- Transform to the w-plane with the bilinear transformation: Write in time-constant form. The fictitious frequency () is related to the actual frequency by .
- Choose the controller gain to meet the static error constant (, or ), using in the w-plane, which gives the same constants as in the s-plane.
- Draw the Bode diagram of and read the uncompensated gain crossover frequency, phase margin and gain margin.
- Select the compensator :
- lead (): needed phase ; ; place at the new crossover where ; ;
- lag ( in this form): put the new crossover where the uncompensated phase gives the required PM (plus about ), choose so that the gain there drops to 0 dB, and place the zero corner about one decade below the new crossover.
- Check the compensated Bode diagram for phase margin, gain margin and bandwidth. Repeat step 5 if needed.
- Transform back to the z-plane with to get , which is then realised as a difference equation in the computer.
- Verify with the closed-loop step response (simulation), and check that the sampling period is small compared with the closed-loop bandwidth (8–10 samples per cycle).
G(s) --ZOH--> G(z) --bilinear--> G(w) --Bode--> GD(w)
|
GD(z) <---------- w = (2/T)(z-1)/(z+1) ----+
Points to remember
- Unlike , usually has as many zeros as poles, so its magnitude does not roll off to zero as . It usually has a right-half-plane zero at (non-minimum phase), which adds phase lag at high frequency.
- Since for , the design reads like a continuous-time design when sampling is fast.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- State transition matrix of a 2×2 discrete system · Digital Control System, chapter 5 · asked 2×
- Digital PI design, plant e^(−5s)/(s+0.4), step response · Digital Control System, chapter 4
- Digital PI design for plant with 2 s dead time · Digital Control System, chapter 4 · asked 3×
- Controller design for peak time ≤ 1.2 s (ζ = 0.5) · Digital Control System, chapter 4 · asked 2×
- Controller design for peak time 1.2 s (ζ = 0.55), Kv · Digital Control System, chapter 4 · asked 2×
- Controller design with 8 samples per cycle, step response and Kv · Digital Control System, chapter 4
- Step-down chopper variable frequency, 3 ms ON time · Power Electronics, chapter 4
- Step-down chopper variable frequency, 5 ms ON time · Power Electronics, chapter 4
- Frequency response of a CT LTI system · Signals and Systems, chapter 5 · asked 3×
- General block diagram of a control system · Control Systems, chapter 1