- 2073 Magh · 4 marks
BIU and EU of 8086
Short answer
The BIU handles all external bus operations: it fetches instructions into a 6-byte queue, generates 20-bit addresses, and contains segment registers and IP. The EU decodes and executes instructions from the queue, contains general registers, ALU, flags, and control unit. They operate concurrently via pipelining.
Discuss and differentiate between Bus Interface Unit (BIU) and Execution Unit (EU) of 8086 Microprocessor.
The 8086 is internally divided into the Bus Interface Unit (BIU) and the Execution Unit (EU), which operate concurrently; this overlap of fetch and execute is called pipelining.
BIU: interfaces the processor with memory and I/O. It generates the 20-bit physical address (segment × 10H + offset), fetches instruction bytes into the 6-byte instruction queue, reads/writes operands and controls the buses. It contains segment registers (CS, DS, SS, ES), IP, the address adder, the queue and bus control logic.
EU: decodes and executes instructions taken from the queue. It contains the general registers (AX, BX, CX, DX), pointer/index registers (SP, BP, SI, DI), the ALU, flag register and control unit. When it needs memory or I/O, it asks the BIU.
| Point | BIU | EU |
|---|---|---|
| Main function | Fetch instructions, access memory/I/O | Decode and execute instructions |
| Contains | Segment registers, IP, address adder, queue | General registers, ALU, flags, control unit |
| Bus access | Directly connected to buses | No direct bus connection |
| Address work | Forms 20-bit physical address | Supplies the offset (effective address) |
| Queue | Fills the 6-byte queue | Removes instructions from the queue |
| Idle condition | Waits when queue is full | Waits when queue is empty (e.g. after a jump) |
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Bus Interface Unit of 8086 · Microprocessor, chapter 3
- IVT in 8086 and ISR execution sequence · Microprocessor, chapter 5
- Microprocessor based system and bus organization · Microprocessor, chapter 1 · asked 5×
- How interrupts interface with microprocessor · Embedded System, chapter 5
- Input/output interface unit design factors · Instrumentation II, chapter 7
- I/O bus and interface modules · Computer Organization and Architecture, chapter 7
- PCI bus; 8255 printer interface at 5500H · Instrumentation II, chapter 2