- 2078 Chaitra · 12 marks
Controller with integral action, plant 10/((s+1)(s+5))
Short answer
Digital controller: GD(z)=2.204(z-0.8187)(z-0.3679)/[(z-1)(z-0.2009)] with integral action. Static velocity error constant Kv=3.16 s^-1.
Design a suitable digital controller that includes an integral control action. The design specifications are that the damping ratio of the closed loop poles be 0.5 and there will be at least eight samples per cycle of the damped sinusoidal oscillations. The sampling time is assumed to be 0.2 sec. [Figure: unity-feedback loop: R(z) → summing junction → sampler (T) → digital controller → (1-e⁻ᵀˢ)/s → 10/((s+1)(s+5)) → C(z)]
Step 1: Plant with ZOH ( s)
Step 2: Desired poles
With and 8 samples per cycle:
Step 3: Try PI alone
Integral action requires a controller pole at . With a PI controller cancelling the slow plant pole, the angle at is:
This is not . There is too much lag, so PI alone cannot place the poles. A lead part is added, which makes the controller PID-like.
Step 4: Controller with integral + lead action
Both plant poles are cancelled. The angle condition at is:
Step 5: Gain
Step 6: Check
The characteristic equation is , with roots . ✔ That is with exactly 8 samples per cycle.
The pole at gives zero steady-state error for a step input.
Answer: , with .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Controller design with 8 samples per cycle, step response and Kv · Digital Control System, chapter 4
- Root-locus design: 8 samples per cycle, T = 0.2 s · Digital Control System, chapter 4
- Digital PI design, plant e^(−5s)/(s+0.4), Kv · Digital Control System, chapter 4 · asked 2×
- Digital PI design, plant e^(−5s)/(s+0.4), step response · Digital Control System, chapter 4
- Digital PI design, plant e^(−2s)/(s+2) · Digital Control System, chapter 4 · asked 2×
- Digital PI design for plant with 2 s dead time · Digital Control System, chapter 4 · asked 3×
- Controller for damping ratio of 1 · Control Systems, chapter 7
- Closed loop speed control design conditions · Embedded System, chapter 7
- Steps to design closed loop control system · Embedded System, chapter 7