Skip to main content

Sample-and-hold capacitor voltage and advantages

Short answer

A sample-and-hhold circuit captures the instantaneous input and holds it constant for A/D conversion. In hold mode, the open switch and high-impedance output buffer prevent current flow, so capacitor voltage remains nearly constant except for a small droop of I_leak/C. Digital control advantages include reprogrammability, driff-free accuracy, noise immunity, complex algorithms, lower cost per loop, and easy data logging.

What do you mean by sample and hold circuit? How does a Sample-and-Hold (S/H) circuit maintain a constant voltage across the capacitor when the switch is open? Mention the advantages of Digital control system over analog.

A sample-and-hold (S/H) circuit samples an analog signal at a given instant and holds that value constant for a fixed time, so that an A/D converter can convert a steady input.

Circuit

           Switch S (MOSFET)
 Vin --[A1]--o/ o--+--[A2]--> Vout
                   |
                  === C (hold capacitor)
                   |
                  GND
      Logic control signal --> gate of S
  • A1: input buffer (voltage follower) with very low output impedance.
  • S: electronic switch controlled by the sample/hold logic signal.
  • C: low-leakage hold capacitor (polystyrene/Teflon).
  • A2: output buffer (voltage follower) with very high input impedance.

Sample (track) mode: S closed; C charges quickly through A1, and VoutV_{out} follows VinV_{in}. Hold mode: S open; C stores the voltage at the instant of opening.

How the voltage stays constant when the switch is open

The voltage across a capacitor changes only if current flows: dVCdt=iC\frac{dV_C}{dt} = \frac{i}{C}. When the switch is open, the circuit is designed so that i≈0i \approx 0:

  1. Open switch: an OFF MOSFET has extremely high resistance, so no charge flows back to the input.
  2. High-impedance output buffer: A2 (FET-input op-amp) draws only picoamperes, so the capacitor is not loaded.
  3. Low-leakage capacitor: dielectric with very high insulation resistance.
  4. Suitable C value: a larger C reduces droop rate.

Since Q=CVQ = CV is trapped on the capacitor, VCV_C stays almost constant. A small fall called droop remains:

dVdt=IleakC\frac{dV}{dt} = \frac{I_{leak}}{C}

Example: Ileak=1I_{leak} = 1 nA, C=1C = 1 nF gives droop =1= 1 V/s, i.e. only 10 µV in a 10 µs conversion time.

Trade-off: large C means low droop but longer acquisition time in sample mode.

Advantages of digital control system over analog

  • Flexible: control law changed by reprogramming, not rewiring.
  • Accurate and drift-free: no change with temperature or ageing of components.
  • Better noise immunity of digital signals.
  • Complex/adaptive/nonlinear control is easy to implement in software.
  • One computer serves many loops (time sharing), so cost per loop is low.
  • Easy data storage, display, alarms and networking.
  • Smaller, cheaper, more reliable hardware.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Control System chapter 1 questions →