- 2079 Chaitra · 12 marks
z-plane design with Kv, plant 1/(s(s+2))
Short answer
Desired closed-loop poles are z=0.5158±j0.4281 with ζ=0.5 and ts=2 s. Plant with ZOH: G(z)=0.01758(z+0.8753)/[(z-1)(z-0.6703)]. Controller: G_D(z)=12.67(z-0.6703)/(z-0.2543). Static velocity error constant Kv=2.80 s^-1.
Consider the digital control system shown in figure below. In the z plane, design a digital controller such that the dominant closed-loop poles have a damping ratio of 0.5 and a settling time of 2 seconds. The sampling period is assumed to be 0.2 sec. Also, obtain the static velocity error constant of the system. [Figure: unity-feedback loop: r(t) → summing junction → e(t) → sampler → e(kT) → digital controller → ZOH → 1/s(s+2) → C(t)]
Step 1: Desired closed-loop poles
With and s:
With s:
Step 2: ZOH + plant
Step 3: Angle deficiency
At : the zero gives , the pole at 1 gives , and the pole at 0.6703 gives . The total is . The controller must supply (lead).
Step 4: Lead controller
Choose to cancel the plant pole. This contributes . The controller pole must then contribute :
Step 5: Gain
Step 6: Check
The characteristic equation gives . ✔
Step 7: Static velocity error constant
Answer: and . The steady-state error for a unit ramp is .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Controller design for peak time 1.2 s (ζ = 0.55), Kv · Digital Control System, chapter 4 · asked 2×
- Digital PI design, plant e^(−5s)/(s+0.4), Kv · Digital Control System, chapter 4 · asked 2×
- Digital PD controller design for plant 1/s² · Digital Control System, chapter 4 · asked 2×
- Digital PI design for plant with 2 s dead time · Digital Control System, chapter 4 · asked 3×
- Controller design with 8 samples per cycle, step response and Kv · Digital Control System, chapter 4
- Digital PI design, plant e^(−5s)/(s+0.4), step response · Digital Control System, chapter 4
- Steps to design closed loop control system · Embedded System, chapter 7
- Controller for damping ratio of 1 · Control Systems, chapter 7
- Closed loop speed control design conditions · Embedded System, chapter 7
- Define control system and closed loop block roles · Control Systems, chapter 1 · asked 5×