- 2071 Chaitra · 4+6 marks
Digital exchange principles; non-blocking 3-stage
Short answer
Digital exchanges use 64 kbps PCM (E1 frames), time-slot interchange, stored program control, and BORSCHT interfaces. A three-stage non-blocking switch requires k ≥ 2n-1 (Clos); with n=√(N/2) crosspoints minimize; for N=128, 7680 crosspoints.
What are principles of digital exchange? Describe non blocking switches with 3 stages switching matrix.
Principles of a digital exchange
- Digital (PCM) representation: speech is sampled at 8 kHz, quantised and coded into 8 bits (64 kbps per channel). 32 channels form a 2.048 Mbps E1 frame of 125 µs.
- Time division switching: switching hardware is shared in time. Time switches (TSIs) change the time slot of a sample; space switches change the highway. They are combined as TST, STS, TSST, etc.
- Stored program control: a processor runs software for call processing, routing, charging and maintenance.
- Line interface (BORSCHT): battery feed, over-voltage protection, ringing, supervision, coding, hybrid and testing for each analogue line.
- Digital trunks and CCS: inter-exchange trunks are PCM links, and signaling is usually SS7.
- Synchronisation: all exchanges work on a common clock to avoid slips.
lines-->[Line units]-->[ T-S-T network ]-->[Trunks]
^ ^ ^
+------[ SPC processor ]------+
Non-blocking switch with a three-stage matrix
A single matrix is non-blocking but needs crosspoints. A three-stage network uses fewer.
Structure: inputs in groups of :
- Stage 1: arrays of
- Stage 2: arrays of
- Stage 3: arrays of
n in [n x k] \ / [k x n] n out
n in [n x k] --> k arrays --> [k x n] n out
... / (N/n x N/n) \ ...
Clos condition for strict non-blocking: a new call from input array A to output array B is worst-hit when the other inputs of A use middle arrays and the other outputs of B use different middle arrays. One more is needed:
Minimum crosspoints: with , is minimum at , giving
Example: : , , :
A single-stage switch would need crosspoints.
Digital equivalent: in a TST switch the internal time slots act like middle arrays, so it is non-blocking when (e.g. , , so 64 internal slots are used).
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Digital exchange and three-stage crosspoints · Telecommunications, chapter 4
- Blocking and non-blocking switching · Telecommunications, chapter 4
- Strictly non-blocking 3-stage condition · Telecommunications, chapter 4
- S and T switches; 3-stage vs 2-stage · Telecommunications, chapter 4
- TST time slots for non-blocking operation · Telecommunications, chapter 4
- Multistage switching and TST blocking · Telecommunications, chapter 4
- Tridiagonal matrix, river stage and water table · Computational Techniques in Civil Engineering, chapter 7 · asked 2×
- Analog and digital system block diagrams; linear and non-linear distortion · Communication Systems, chapter 1
- Stages of hydropower project study · Hydro Power, chapter 3 · asked 3×
- Optimum filter; Remez exchange expression · Digital Signal Analysis and Processing, chapter 5 · asked 5×