- 2076 Asoj · 7 marks
Strictly non-blocking 3-stage condition
Short answer
A 3-stage network is strictly non-blocking if k >= 2n-1, derived from worst-case n-1 busy inputs and n-1 busy outputs occupying different middle arrays, plus one free middle array. Minimum crosspoints occur near n = sqrt(N/2), giving Nx,min = 4N(sqrt(2N)-1).
Derive the necessary conditions for a 3-stage network to be strictly non-blocking.
A three-stage network is strictly non-blocking if a free input can always be connected to a free output, however the existing calls are routed. The condition was derived by C. Clos (1953).
Network
- inputs and outputs; groups of lines.
- Stage 1: arrays of ; Stage 2: arrays of ; Stage 3: arrays of .
- Each first-stage array has one link to every middle array; each middle array has one link to every third-stage array.
input array A output array B
(n inputs) (n outputs)
n-1 busy -> use n-1 busy -> use
n-1 middle arrays n-1 other middle
\ /
\ need 1 more free /
+-- middle array --+
total k >= (n-1)+(n-1)+1
Derivation of
Consider a new call from a free input of first-stage array A to a free output of third-stage array B. Take the worst case:
- Array A has inputs; apart from the calling input, the other are busy. Each of those calls uses a different link from A, so they occupy middle arrays.
- Array B has outputs; apart from the called output, the other are busy, using middle arrays.
- In the worst case, these two sets of middle arrays are all different, so middle arrays cannot be used.
- To connect A to B, at least one more middle array must be free:
This is the necessary and sufficient condition for strict non-blocking.
Crosspoints and optimum
Differentiating, and dropping the small term for large :
Substituting:
Example
: , , , compared with for a single-stage switch.
The same idea applies to digital switches: a TST switch is strictly non-blocking when the internal time slots satisfy , and an STS switch when the centre TSIs satisfy .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Digital exchange principles; non-blocking 3-stage · Telecommunications, chapter 4
- TST time slots for non-blocking operation · Telecommunications, chapter 4
- Blocking and non-blocking switching · Telecommunications, chapter 4
- Clos network and STS/TST blocking · Telecommunications, chapter 4
- Derive STS and TST blocking probabilities · Telecommunications, chapter 4
- Time switch and two-stage T-S network · Telecommunications, chapter 4
- Deadlock; necessary conditions with examples · Operating System, chapter 7
- Deadlock conditions and why all necessary · Operating System, chapter 7
- Necessary conditions; deadlock prevention · Operating System, chapter 7
- Derive magnetic boundary conditions · Electromagnetism, chapter 3