Skip to main content

Seven-segment decoder "b" segment

Short answer

For BCD inputs ABCD, segment b is ON for digits 0–4,7,8,9. The minimal expression is b = B' + (C ⊙ D), implemented with one XNOR gate and one OR gate after inverting B.

Design a simplest logic circuit for 'b' segment of the BCD-to-7 segment display decoder.

A BCD-to-7-segment decoder converts a 4-bit BCD digit ABCDABCD (A = MSB) into the seven signals a–g that light the segments of a display. Assume a common-cathode display, so a segment glows when its signal is 1.

     a
   ─────
  │     │
 f│     │b
  │  g  │
   ─────
  │     │
 e│     │c
  │     │
   ─────
     d

Truth table for segment b

Segment b (upper right) is ON for digits 0, 1, 2, 3, 4, 7, 8, 9 and OFF for 5 and 6. Inputs 1010–1111 are not valid BCD, so they are don't-cares.

DigitA B C Db
00 0 0 01
10 0 0 11
20 0 1 01
30 0 1 11
40 1 0 01
50 1 0 10
60 1 1 00
70 1 1 11
81 0 0 01
91 0 0 11
10–15invalidX
b=Σm(0,1,2,3,4,7,8,9)+d(10,11,12,13,14,15)b = \Sigma m(0,1,2,3,4,7,8,9) + d(10,11,12,13,14,15)

K-map

        CD
AB      00  01  11  10
      +---+---+---+---+
 00   | 1 | 1 | 1 | 1 |
      +---+---+---+---+
 01   | 1 | 0 | 1 | 0 |
      +---+---+---+---+
 11   | X | X | X | X |
      +---+---+---+---+
 10   | 1 | 1 | X | X |
      +---+---+---+---+
  • Octet m(0,1,2,3,8,9,10,11) → B‾\overline{B}
  • Quad m(0,4,8,12) → C‾ D‾\overline{C}\,\overline{D}
  • Quad m(3,7,11,15) → CDCD
b=B‾+C‾ D‾+CD=B‾+(C⊙D)b = \overline{B} + \overline{C}\,\overline{D} + CD = \overline{B} + (C \odot D)

Check: digit 5 (B=1B=1, C=0C=0, D=1D=1): B‾=0\overline{B}=0, C‾ D‾=0\overline{C}\,\overline{D}=0, CD=0CD=0, so b = 0. Digit 6 (B=1B=1, C=1C=1, D=0D=0): b = 0. All other digits give 1.

Simplest logic circuit

Since C‾ D‾+CD=C⊕D‾\overline{C}\,\overline{D} + CD = \overline{C \oplus D}, segment b needs only one X-NOR gate, one NOT gate and one OR gate:

B ──[NOT]── B' ──────────┐
                         [OR]── b
C ──┐                    │
    [XNOR]── C⊙D ────────┘
D ──┘

(If X-NOR is not allowed, use three NOT gates, two AND gates and a 3-input OR for B‾+C‾ D‾+CD\overline{B} + \overline{C}\,\overline{D} + CD.)

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 4 questions →