Skip to main content

BCD-to-seven-segment decoder, segments a and e

Short answer

For BCD inputs A–D (A MSB), segment a = A + C + BD + B'D', segment e = D'(B'+C) = B'D' + CD'. Don't cares for 10–15 are used. Circuit for e uses one OR, one AND and an inverter on D.

Design the BCD to seven segment decoder. Obtain the simplest logic expressions for segments "a" and "e" also draw their circuits.

A BCD-to-seven-segment decoder takes a 4-bit BCD digit ABCDABCD (AA = MSB) and drives the seven segments a–g of a display so that the decimal digit 0–9 is shown. Inputs 1010–1111 never occur, so they are don't cares. (Common-cathode display: a 1 lights the segment.)

   --a--
  |     |
  f     b
  |--g--|
  e     c
  |     |
   --d--

Truth table for segments a and e

DigitA B C Dae
0000011
1000100
2001011
3001110
4010000
5010110
6011011
7011110
8100011
9100110

So a=Σm(0,2,3,5,6,7,8,9)+d(10–15)a = \Sigma m(0,2,3,5,6,7,8,9) + d(10\text{–}15) and e=Σm(0,2,6,8)+d(10–15)e = \Sigma m(0,2,6,8) + d(10\text{–}15).

K-map for a

        CD=00 01  11  10
AB=00     1   0   1   1
AB=01     0   1   1   1
AB=11     X   X   X   X
AB=10     1   1   X   X

Groups: AA (rows 11, 10 with don't cares), CC (columns 11, 10), BDBD (cells 5, 7, 13, 15), B′D′B'D' (corners 0, 2, 8, 10).

a=A+C+BD+B′D′a = A + C + BD + B'D'

K-map for e

        CD=00 01  11  10
AB=00     1   0   0   1
AB=01     0   0   0   1
AB=11     X   X   X   X
AB=10     1   0   X   X

Groups: B′D′B'D' (corners 0, 2, 8, 10) and CD′CD' (column 10: 2, 6, 14, 10).

e=B′D′+CD′=D′(B′+C)e = B'D' + CD' = D'(B' + C)

Circuits

a:  A --------------------+
    C --------------------+
    B --+[AND]------------+--[4-in OR]--> a
    D --+[   ]            |
    B'--+[AND]------------+
    D'--+[   ]

e:  B' --+--[OR]--+
    C  --+--[  ]  +--[AND]--> e
    D' -----------+--[   ]

ee needs only one OR gate, one AND gate and an inverter for DD (B′B' is shared with segment a). Check: digit 6 (0110): a=0+1+0+0=1a = 0+1+0+0 = 1, e=D′(B′+C)=1⋅(0+1)=1e = D'(B'+C) = 1\cdot(0+1) = 1, correct.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 4 questions →