Skip to main content

Effect of bundled conductors on L and C

Short answer

Bundled conductors are two or more sub-conductors per phase. They increase the effective radius, reducing inductance and increasing capacitance per phase. This lowers series reactance, raises charging current, and increases surge impedance loading.

What are bundled conductors? How does the use of bundled conductors affect capacitance and inductance compared to a line with a single conductor?

A bundled conductor is a phase conductor made of two or more sub-conductors (usually 2, 3 or 4) in parallel, held a short distance apart (about 30–50 cm) by spacers. Bundling is used on EHV lines (220 kV and above).

 2-bundle     3-bundle      4-bundle
  o---o         o           o---o
   d           / \          |   |
              o---o         o---o

Self GMD of a bundle

BundleDsD_s for LLDsD_s for CC
2r′d\sqrt{r'd}rd\sqrt{rd}
3r′d23\sqrt[3]{r'd^2}rd23\sqrt[3]{rd^2}
41.09r′d341.09\sqrt[4]{r'd^3}1.09rd341.09\sqrt[4]{rd^3}

Since d≫rd \gg r, the bundle's self-GMD is many times larger than the radius of a single conductor.

Effect on inductance

L=2×10−7ln⁡DmDsL = 2\times10^{-7}\ln\frac{D_m}{D_s}

A larger DsD_s makes ln⁡(Dm/Ds)\ln(D_m/D_s) smaller, so inductance per phase decreases (typically by 25–35% for a 2–4 bundle). Lower series reactance raises the power transfer limit (Pmax=VSVR/XP_{max} = V_SV_R/X) and improves voltage regulation and stability.

Effect on capacitance

C=2πε0ln⁡(Dm/Ds)C = \frac{2\pi\varepsilon_0}{\ln(D_m/D_s)}

The same larger DsD_s makes the denominator smaller, so capacitance per phase increases. Charging current rises, but surge impedance Zc=L/CZ_c = \sqrt{L/C} falls, so the surge impedance loading (V2/ZcV^2/Z_c) increases.

Example

For r=2r = 2 cm, Dm=12.6D_m = 12.6 m, a single conductor gives L=2×10−7ln⁡(12.6/0.0156)=1.34L = 2\times10^{-7}\ln(12.6/0.0156) = 1.34 mH/km; a twin bundle with d=40d = 40 cm gives Ds=0.0156×0.4=0.079D_s = \sqrt{0.0156\times0.4} = 0.079 m and L=1.01L = 1.01 mH/km.

Other benefits

  • Lower surface voltage gradient, so less corona loss and radio interference.
  • Higher current capacity per phase and lower reactance.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Power System Analysis I chapter 4 questions →