- 2072 Magh · 16 marks
Bode design: PM 55°, GM 10 dB, Kv = 5
Short answer
GD(z) = 40.78(z-0.8187)/(z-0.2608). This lead compensator achieves a static velocity error constant Kv = 5 s⁻¹, phase margin ≈55°, and gain margin ≈12.3 dB.
Design a digital controller for the system shown below. Use the Bode diagram approach in s plane. The design specifications are that the phase margin be 55°, the gain margin be at least 10 dB and the static velocity error constant be 5 sec⁻¹. The sampling period is specified as 0.1 sec. [Figure: unity-feedback loop: R(z) → summing junction → sampler → digital controller → ZOH → plant 1/s(s+2) → C(z)]
The design is done in the w-plane (bilinear transformation), where the Bode diagram can be used as in the s-plane. A lead compensator is used.
Step 1: Pulse transfer function of the plant
With s and :
Step 2: Transform to the w-plane
Substitute :
Step 3: Gain for
Step 4: Uncompensated Bode data ()
| (rad/s) | 1 | 2 | 4 | 6 | 10 | 20 |
|---|---|---|---|---|---|---|
| Magnitude (dB) | 13.0 | 5.0 | −4.9 | −11.2 | −19.2 | −29.1 |
| Phase (deg) | −119.4 | −140.6 | −164.4 | −177.8 | −194.3 | −217.4 |
Gain crossover is at rad/s and the phase margin is only 26.8°. About 28° or more of lead is needed. The w-plane zero at adds extra lag at high frequency, so a larger lead is needed than in a continuous design.
Step 5: Lead compensator
Choose the compensator zero to cancel the plant pole at , so . Then reduce until PM = 55°:
| New crossover | PM | GM | |
|---|---|---|---|
| 0.25 | 4.47 | 48.6° | 12.3 dB |
| 0.20 | 4.65 | 52.3° | 12.3 dB |
| 0.17 | 4.76 | 55.0° | 12.3 dB |
Compensated loop: . Phase margin = 55°, phase crossover at rad/s, gain margin = 12.3 dB (≥ 10 dB).
Step 6: Back to the z-plane
Substitute :
Check of
Answer: , giving PM ≈ 55°, GM ≈ 12.3 dB and .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Controller design for peak time 1.2 s (ζ = 0.55), Kv · Digital Control System, chapter 4 · asked 2×
- z-plane design with Kv, plant 1/(s(s+2)) · Digital Control System, chapter 4
- Digital PI design, plant e^(−5s)/(s+0.4), Kv · Digital Control System, chapter 4 · asked 2×
- Controller design with 8 samples per cycle, step response and Kv · Digital Control System, chapter 4
- Digital PD controller design for plant 1/s² · Digital Control System, chapter 4 · asked 2×
- Controller with integral action, plant 10/((s+1)(s+5)) · Digital Control System, chapter 4
- Compensator for 4/[s(s+2)]: Kv, PM, GM · Control Systems, chapter 7
- Lead compensator for K/[s(1+0.2s)], Kv=10, PM=50° · Control Systems, chapter 7 · asked 2×
- GM and PM from Bode plot of 1/[s(0.1s+1)(0.2s+1)] · Control Systems, chapter 6
- Lag compensator for 2/[s(s+1)(s+2)], Kv = 5, PM 40° · Control Systems, chapter 7 · asked 2×