- 2081 Baisakh · 2+3+3 marks
Priority encoder; "e" and "f" segments
Short answer
A priority encoder outputs the code of the highest active input. Segment e: e = D'(B' + C) using one OR, two NOT, and one AND. Segment f: f = A + C'D' + BC' + BD' implemented with AND and OR gates.
What is a priority encoder? Find out the simplest logic circuit for "e" and "f" segments of the BCD-to-seven segment display decoder.
Priority encoder
A priority encoder is an encoder that gives the binary code of the highest-priority active input when more than one input is active at the same time. It also has a valid output that shows at least one input is active. Example: in a 4:2 priority encoder with highest, if and are both 1, the output is (code of ). The 74148 is an 8:3 priority encoder used for interrupt handling and keyboard encoding.
Segment "e"
Segment e is ON for digits 0, 2, 6, 8 (inputs 10–15 are don't-cares).
| AB \ CD | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 00 | 1 | 0 | 0 | 1 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 0 | X | X |
Groups: corners (0, 2, 8, 10) give ; column 10 (2, 6, 10, 14) gives .
B --[NOT]--+
+--[OR]--+
C ---------+ +--[AND]--- e
D --[NOT]-----------+
Segment "f"
Segment f is ON for digits 0, 4, 5, 6, 8, 9.
| AB \ CD | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 00 | 1 | 0 | 0 | 0 |
| 01 | 1 | 1 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 1 | X | X |
Groups: rows 11 and 10 give ; column 00 gives ; cells 4, 5, 12, 13 give ; cells 4, 6, 12, 14 give .
C' -+-[AND]-- C'D' --+
D' -+ |
B -+-[AND]-- BC' ---+
C' -+ +--[OR 4]--- f
B -+-[AND]-- BD' ---+
D' -+ |
A ------------------+
Both circuits are checked against the digit table: e.g. for digit 6 (): and , both segments lit as required.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- BCD-to-seven-segment decoder, segments a and e · Digital Logic, chapter 4
- DEMUX vs decoder; seven-segment "b" segment · Digital Logic, chapter 4
- Seven-segment decoder "b" segment · Digital Logic, chapter 4 · asked 2×
- Seven-segment "b" and "d" segments · Digital Logic, chapter 4
- BCD-to-7-segment decoder; frequency counter · Digital Logic, chapter 11
- Seven-segment "a" segment using NOR gates · Digital Logic, chapter 4
- Seven segment display and clock counter · Embedded System, chapter 9
- BCD counter 0-9999 on seven segment VHDL · Embedded System, chapter 9
- Display 99 to 00 on seven segment · Embedded System, chapter 9
- Display 0 to 9 on seven segment · Embedded System, chapter 9 · asked 2×