- 2073 Shrawan · 3+2+2 marks
JK characteristic equation and toggle mode
Short answer
The characteristic equation of a JK flip-flop is Q(n+1) = J Q(n)' + K' Q(n). To make a toggle flip-flop, connect J and K together to a common input T; then Q(n+1) = T XOR Q(n). The output toggles each clock when T=1.
Derive characteristic equation of a JK flip flop. How do you make it a toggle flip flop? Draw the input and output wave form of JK flip flop.
Characteristic equation of J-K flip-flop
The characteristic table lists the next state for every combination of J, K and present state :
| J | K | Q | Q+ |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
(J K = 00 hold, 01 reset, 10 set, 11 toggle.)
Plotting on a 3-variable K-map:
K-map for Q+ (rows Q, columns JK)
Q\JK 00 01 11 10
0 0 0 1 1
1 1 0 0 1
Groups: J.Q' (row 0, cells 11,10)
K'.Q (row 1, cells 00,10)
- Row Q = 0, columns JK = 11 and 10 give .
- Row Q = 1, columns JK = 00 and 10 give .
Making a toggle (T) flip-flop
Connect J and K together and call the common input T (or tie J = K = 1 for permanent toggling).
+---------+
T --+----| J Q |--- Q
| | |
| CLK|> JK |
| | |
+----| K Q' |--- Q'
+---------+
With J = K = T, the equation becomes
so T = 0 holds the state and T = 1 toggles it at every clock edge (a divide-by-2 circuit when T = 1).
Input and output waveforms (positive edge triggered, Q initially 0)
1 2 3 4 5 6 7
CLK _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|
J ‾‾‾|___|‾‾‾‾‾‾‾|___|‾‾‾‾‾‾‾|
K _______|‾‾‾‾‾‾‾‾‾‾‾|___|‾‾‾|
Q _|‾‾‾‾‾‾‾|___|‾‾‾|___|‾‾‾|__
| Edge | J | K | Q before | Q after | Action |
|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 1 | Set |
| 2 | 0 | 0 | 1 | 1 | Hold |
| 3 | 1 | 1 | 1 | 0 | Toggle |
| 4 | 1 | 1 | 0 | 1 | Toggle |
| 5 | 0 | 1 | 1 | 0 | Reset |
| 6 | 1 | 0 | 0 | 1 | Set |
| 7 | 1 | 1 | 1 | 0 | Toggle |
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- JK flip-flop characteristic and excitation tables · Digital Logic, chapter 6 · asked 2×
- JK flip-flop with symbol, equation, state diagram · Digital Logic, chapter 6
- SR drawback; edge triggered JK flip-flop · Digital Logic, chapter 6 · asked 3×
- SR to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- T to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Negative edge JK flip-flop; T to JK conversion · Digital Logic, chapter 6
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- VHDL dataflow/behavioural models; JK flip-flop · Embedded System, chapter 9
- VHDL COMPONENT; JK flip-flop with PROCESS · Embedded System, chapter 9