- Asked 2/22
- 2081 Baisakh · 6 marks
- 2079 Bhadra · 6 marks
SR to JK flip-flop conversion
Short answer
Combinational logic drives S and R of an SR flip-flop from J, K, Qn. Excitation table yields S = J·Qn', R = K·Qn. This prevents SR=11 and implements JK behavior: set when J=1, reset when K=1, hold when both 0, toggle when both 1.
With the help of RS flip-flop, realize JK flip-flop using excitation table and required expressions.
To make a JK flip-flop from an SR flip-flop, the JK inputs and the present state are fed to a small combinational circuit whose outputs drive S and R. The circuit is found from the JK characteristic table and the SR excitation table.
SR excitation table
| S | R | ||
|---|---|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |
Conversion table
| J | K | S | R | ||
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 1 | X | 0 |
| 0 | 1 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | X | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |
K-maps
S: KQn=00 01 11 10 R: KQn=00 01 11 10
J=0 0 X 0 0 J=0 X 0 1 X
J=1 1 X 0 1 J=1 0 0 1 0
- S: the two 1s at (, ), cells 100 and 110, form a pair giving (the X cells are not needed).
- R: the 1s at (, ), cells 011 and 111, form a pair giving .
Circuit
J ---[AND]----- S +---------+
Q'---[ ] | SR FF |--+-- Q
| CLK | |
K ---[AND]----- R | |--|-+-- Q'
Q ---[ ] +---------+ | |
(Q and Q' fed back to the AND gates)
Check: : if , so sets to 1; if , so resets. The output toggles, and the forbidden never occurs, because and need opposite values of .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- SR flip-flop diagram, excitation table, equation · Digital Logic, chapter 6
- Edge triggered JK flip-flop with excitation table · Digital Logic, chapter 6
- JK to SR flip-flop conversion · Digital Logic, chapter 6
- SR drawback; edge triggered JK flip-flop · Digital Logic, chapter 6 · asked 3×
- JK flip-flop characteristic and excitation tables · Digital Logic, chapter 6 · asked 2×
- JK over SR advantages; D flip-flop · Digital Logic, chapter 6
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- VHDL dataflow/behavioural models; JK flip-flop · Embedded System, chapter 9