- 2075 Chaitra · 6 marks
JK to SR flip-flop conversion
Short answer
To convert a J-K flip-flop to S-R, connect S directly to J and R to K. J = S, K = R, because JK=10 sets, JK=01 resets, JK=00 holds, exactly matching S-R behavior.
Convert J-K flip flop to S-R flip flop.
To make a J-K flip-flop work as an S-R flip-flop, we find J and K as functions of S, R and the present state Q. The S-R behaviour: SR = 00 hold, 01 reset, 10 set, 11 not allowed (don't care).
Step 1: excitation table of the J-K flip-flop
| Q | Q+ | J | K |
|---|---|---|---|
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | x |
| 1 | 0 | x | 1 |
| 1 | 1 | x | 0 |
Step 2: conversion table
| S | R | Q | Q+ | J | K |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | x |
| 0 | 0 | 1 | 1 | x | 0 |
| 0 | 1 | 0 | 0 | 0 | x |
| 0 | 1 | 1 | 0 | x | 1 |
| 1 | 0 | 0 | 1 | 1 | x |
| 1 | 0 | 1 | 1 | x | 0 |
| 1 | 1 | 0 | x | x | x |
| 1 | 1 | 1 | x | x | x |
Step 3: K-maps
K-map for J
Q\SR 00 01 11 10
0 0 0 x 1
1 x x x x
K-map for K
Q\SR 00 01 11 10
0 x x x x
1 0 1 x 0
- For J: the only 1 is at Q = 0, SR = 10. Grouping it with the don't-cares in column SR = 11 and in row Q = 1 gives .
- For K: the only 1 is at Q = 1, SR = 01. Grouping with the don't-cares gives .
Step 4: circuit
+---------+
S -------| J Q |--- Q
CLK -----|> JK |
R -------| K Q' |--- Q'
+---------+
So S is connected straight to J and R straight to K. Check: SR = 10 gives JK = 10 (set), SR = 01 gives JK = 01 (reset), SR = 00 gives JK = 00 (hold), which is the S-R table.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- SR to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Flip-flop as state machine; SR to JK · Digital Logic, chapter 6
- SR drawback; edge triggered JK flip-flop · Digital Logic, chapter 6 · asked 3×
- JK over SR advantages; D flip-flop · Digital Logic, chapter 6
- T to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Negative edge JK flip-flop; T to JK conversion · Digital Logic, chapter 6
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- VHDL dataflow/behavioural models; JK flip-flop · Embedded System, chapter 9