- Asked 3/22
- 2074 Chaitra · 2+4 marks
SR drawback; edge triggered JK flip-flop
Short answer
The SR flip-flop’s drawback is the forbidden S=R=1 input, leading to race and unpredictable output. The edge-triggered JK flip-flop solves this by using J and K; at the active clock edge, J=K=1 toggles, while other combinations hold, set, or reset, with no invalid state.
Write down the drawback of SR Flip-Flop. Explain the operation of edge triggered JK Flip-Flop with timing diagram and truth table.
Drawback of S-R flip-flop
- With S = R = 1 (both active) both outputs are forced to the same level, so Q and Q' are no longer complements. This input is forbidden/invalid.
- When S and R return from 1,1 to 0,0 together, the next state depends on which gate is faster, so the output is unpredictable (race).
- The designer must always make sure S and R are never both 1, which limits its use. (The J-K flip-flop removes this drawback by toggling for J = K = 1.)
Edge-triggered J-K flip-flop
An edge-triggered J-K flip-flop responds to J and K only at the active (here rising) clock edge. A small edge-detector circuit turns each rising edge into a very narrow pulse CLK* that enables the input gates.
CLK --+---------------->+-----+
| | AND |---> CLK*
+--->[ NOT ]----->+-----+
(delay dt)
CLK* = CLK . CLK'(delayed): a spike of width
about dt at every rising edge of CLK
+------+ S* +------+
J -------| |----->| |
CLK* ----| NAND | | NAND |-----> Q
Q' ------| G1 | Q'->| G3 |
+------+ +------+
+------+ R* +------+
K -------| |----->| |
CLK* ----| NAND | | NAND |-----> Q'
Q ------| G2 | Q-->| G4 |
+------+ +------+
G3 and G4 are cross-coupled (NAND latch).
Q' is fed back to G1, Q is fed back to G2.
Operation
- J = K = 0: G1 and G2 are disabled (output 1), the latch holds: no change.
- J = 0, K = 1: at the edge G2 gives 0 only if Q = 1, so the flip-flop resets (Q = 0).
- J = 1, K = 0: at the edge G1 gives 0 only if Q' = 1, so the flip-flop sets (Q = 1).
- J = K = 1: the gate whose feedback input is 1 fires, so the output toggles. Since CLK* is narrower than the propagation delay, it toggles only once per edge (no race-around).
Truth table
| CLK | J | K | Q+ | Action |
|---|---|---|---|---|
| no edge | x | x | Q | No change |
| edge | 0 | 0 | Q | No change (hold) |
| edge | 0 | 1 | 0 | Reset |
| edge | 1 | 0 | 1 | Set |
| edge | 1 | 1 | Q' | Toggle |
Timing diagram (output changes only at rising edges; Q starts at 0)
1 2 3 4 5 6 7
CLK _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|
J ‾‾‾|___|‾‾‾‾‾‾‾|___|‾‾‾‾‾‾‾|
K _______|‾‾‾‾‾‾‾‾‾‾‾|___|‾‾‾|
Q _|‾‾‾‾‾‾‾|___|‾‾‾|___|‾‾‾|__
| Edge | J | K | Q before | Q after | Action |
|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 1 | Set |
| 2 | 0 | 0 | 1 | 1 | Hold |
| 3 | 1 | 1 | 1 | 0 | Toggle |
| 4 | 1 | 1 | 0 | 1 | Toggle |
| 5 | 0 | 1 | 1 | 0 | Reset |
| 6 | 1 | 0 | 0 | 1 | Set |
| 7 | 1 | 1 | 1 | 0 | Toggle |
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Edge triggered SR flip-flop · Digital Logic, chapter 6 · asked 3×
- Edge triggered JK flip-flop with excitation table · Digital Logic, chapter 6
- Edge triggered JK flip-flop circuit · Digital Logic, chapter 6
- JK over SR advantages; D flip-flop · Digital Logic, chapter 6
- Negative edge JK flip-flop; T to JK conversion · Digital Logic, chapter 6
- Positive edge SR flip-flop and its state diagram · Digital Logic, chapter 6
- SR drawbacks; D flip-flop operation · Digital Logic, chapter 6
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Edge triggered D flip-flop with preset, clear · Basic Electronics Engineering, chapter 6
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6