- 2081 Baisakh · 3+7 marks
SR equation; mod-5 counter using D flip-flops
Short answer
SR characteristic: Q+ = S + R'Q, with SR=0. For mod-5 synchronous counter, three negative-edge D flip-flops share the clock. D2 = Q1·Q0, D1 = Q1⊕Q0, D0 = Q2'·Q0'. Counts 000→001→010→011→100→000; unused states lead to valid count.
Find out characteristic equation for SR flip-flop. Design a mod-5 synchronous counter using D flip-flops with negative edge triggering clock system.
Characteristic equation of SR flip-flop
The characteristic equation gives the next state in terms of the inputs and the present state .
| S | R | Q | Q+ |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | X (invalid) |
| 1 | 1 | 1 | X (invalid) |
| Q+: S / RQ | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | X | X |
Grouping the row S = 1 (with the X cells) gives ; grouping cells 01 of both rows gives :
Mod-5 synchronous counter using D flip-flops (negative-edge clock)
Step 1: States 000 → 001 → 010 → 011 → 100 → 000. 3 D flip-flops (), all clocked by the falling edge. States 101, 110, 111 are don't cares. For a D flip-flop .
Step 2: Excitation table
| Present Q2Q1Q0 | Next Q2Q1Q0 | D2 | D1 | D0 |
|---|---|---|---|---|
| 000 | 001 | 0 | 0 | 1 |
| 001 | 010 | 0 | 1 | 0 |
| 010 | 011 | 0 | 1 | 1 |
| 011 | 100 | 1 | 0 | 0 |
| 100 | 000 | 0 | 0 | 0 |
Step 3: K-maps
| D0: Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | X | X | X |
| D1: Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | X | X | X |
| D2: Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | X | X | X |
Step 4: Equations
so .
Step 5: Circuit diagram
+-----+ +-----+ +-----+
D0>|D Q|-Q0 D1>|D Q|-Q1 D2>|D Q|-Q2
| FF0 | | FF1 | | FF2 |
| | | | | |
+--o--+ +--o--+ +--o--+
| | |
CLK---+-------------+-------------+
D0 = Q2'.Q0' (NOR of Q2 and Q0)
D1 = Q1 XOR Q0
D2 = Q1.Q0
Step 6: Unused states: 101 → 010, 110 → 010, 111 → 100, so the counter is self-starting.
Timing diagram
CLK __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q2 ________________|‾‾‾|___________
Q1 ________|‾‾‾‾‾‾‾|___________|‾‾‾
Q0 ____|‾‾‾|___|‾‾‾|_______|‾‾‾|___
Cnt 0 1 2 3 4 0 1 2
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- MOD-6 synchronous counter, negative edge JK · Digital Logic, chapter 8 · asked 4×
- Mod-10 negative edge ripple counter with JK · Digital Logic, chapter 8
- Mod-5 synchronous up counter using SR · Digital Logic, chapter 8 · asked 5×
- Mod-5 Gray code synchronous up counter · Digital Logic, chapter 8
- Positive edge SR flip-flop and its state diagram · Digital Logic, chapter 6
- SR drawback; edge triggered JK flip-flop · Digital Logic, chapter 6 · asked 3×
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- Types of flip-flops; JK flip-flop · Basic Electronics Engineering, chapter 6 · asked 2×