Skip to main content

SR equation; mod-5 counter using D flip-flops

Short answer

SR characteristic: Q+ = S + R'Q, with SR=0. For mod-5 synchronous counter, three negative-edge D flip-flops share the clock. D2 = Q1·Q0, D1 = Q1⊕Q0, D0 = Q2'·Q0'. Counts 000→001→010→011→100→000; unused states lead to valid count.

Find out characteristic equation for SR flip-flop. Design a mod-5 synchronous counter using D flip-flops with negative edge triggering clock system.

Characteristic equation of SR flip-flop

The characteristic equation gives the next state Q+Q^+ in terms of the inputs and the present state QQ.

SRQQ+
0000
0011
0100
0110
1001
1011
110X (invalid)
111X (invalid)
Q+: S / RQ00011110
00100
111XX

Grouping the row S = 1 (with the X cells) gives SS; grouping cells 01 of both rows gives R‾Q\overline{R}Q:

Q+=S+R‾ Q,with the condition SR=0Q^+ = S + \overline{R}\,Q, \qquad \text{with the condition } SR = 0

Mod-5 synchronous counter using D flip-flops (negative-edge clock)

Step 1: States 000 → 001 → 010 → 011 → 100 → 000. 3 D flip-flops (Q2Q1Q0Q_2Q_1Q_0), all clocked by the falling edge. States 101, 110, 111 are don't cares. For a D flip-flop D=Q+D = Q^+.

Step 2: Excitation table

Present Q2Q1Q0Next Q2Q1Q0D2D1D0
000001001
001010010
010011011
011100100
100000000

Step 3: K-maps

D0: Q2 / Q1Q000011110
01001
10XXX
D1: Q2 / Q1Q000011110
00101
10XXX
D2: Q2 / Q1Q000011110
00010
10XXX

Step 4: Equations

D2=Q1Q0D1=Q1Q0‾+Q1‾Q0D0=Q2‾Q0‾\begin{aligned} &D_2 = Q_1Q_0 \\ &D_1 = Q_1\overline{Q_0} + \overline{Q_1}Q_0 \\ &D_0 = \overline{Q_2}\overline{Q_0} \end{aligned}

so D1=Q1⊕Q0D_1 = Q_1 \oplus Q_0.

Step 5: Circuit diagram

   +-----+       +-----+       +-----+
D0>|D   Q|-Q0 D1>|D   Q|-Q1 D2>|D   Q|-Q2
   | FF0 |       | FF1 |       | FF2 |
   |     |       |     |       |     |
   +--o--+       +--o--+       +--o--+
      |             |             |
CLK---+-------------+-------------+
D0 = Q2'.Q0'  (NOR of Q2 and Q0)
D1 = Q1 XOR Q0
D2 = Q1.Q0

Step 6: Unused states: 101 → 010, 110 → 010, 111 → 100, so the counter is self-starting.

Timing diagram

CLK  __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q2   ________________|‾‾‾|___________
Q1   ________|‾‾‾‾‾‾‾|___________|‾‾‾
Q0   ____|‾‾‾|___|‾‾‾|_______|‾‾‾|___
Cnt  0    1   2   3   4   0   1   2

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 8 questions →