- Asked 3/22
- 2079 Baisakh · 2+4 marks
Comb vs seq; asynchronous mod-12 counter
Short answer
Combinational circuits: output depends only on present inputs, no memory. Sequential circuits: output depends on inputs and past state, have memory. Asynchronous mod-12 counter: 4 JK flip-flops with J=K=1, NAND of Q3 and Q2 clear at 1100, counting 0-11 and reset on 12th pulse.
Differentiate between combinational and sequential circuits. Explain the operation of asynchronous mod-12 counter with timing diagrams.
Combinational vs sequential circuits
| Point | Combinational circuit | Sequential circuit |
|---|---|---|
| Output depends on | Present inputs only | Present inputs and past state |
| Memory | No memory | Has memory (flip-flops/latches) |
| Feedback | No feedback path | Feedback from output to input |
| Clock | Not needed | Usually clocked |
| Analysis tool | Truth table | State table / state diagram |
| Examples | Adder, MUX, decoder | Flip-flop, register, counter |
Asynchronous mod-12 counter
A mod-12 ripple counter counts 0 to 11 and returns to 0 on the 12th clock pulse. Four negative-edge JK flip-flops () are used with . CLK drives FF0, and , , clock FF1, FF2, FF3.
The counter must be cleared at 12 = 1100. It is the first count with , so a 2-input NAND of and drives the active-low CLEAR of all flip-flops.
J=K=1 J=K=1 J=K=1 J=K=1
+-----+ +-----+ +-----+ +-----+
CLK-o FF0 |Q0--o FF1 |Q1--o FF2 |Q2--o FF3 |Q3
+--o--+ +--o--+ +--o--+ +--o--+
CLR CLR CLR CLR
Q3 ---| |
| NAND |o--> CLR of all FFs (active low)
Q2 ---| |
Operation: FF0 toggles on every falling clock edge; each later flip-flop toggles when the previous Q falls 1→0, so the count goes 0000, 0001, …, 1011. At the 12th pulse the counter momentarily reaches 1100, the NAND output goes low and all flip-flops clear to 0000.
Timing diagram
CLK __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q3 ________________________________|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|___
Q2 ________________|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|___________________
Q1 ________|‾‾‾‾‾‾‾|_______|‾‾‾‾‾‾‾|_______|‾‾‾‾‾‾‾|___
Q0 ____|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾|___
Cnt 0 1 2 3 4 5 6 7 8 9 10 11 0
is high for counts 8 to 11, so .
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Comb vs seq; asynchronous decade counter · Digital Logic, chapter 8 · asked 4×
- Sync vs async; mod-12 synchronous counter · Digital Logic, chapter 8 · asked 3×
- Synchronous circuits; asynchronous mod-12 counter · Digital Logic, chapter 8 · asked 2×
- Comb vs seq; synchronous decade counter · Digital Logic, chapter 8 · asked 2×
- Asynchronous mod-12 down counter · Digital Logic, chapter 8
- Asynchronous mod-12 up counter, positive edge · Digital Logic, chapter 8 · asked 3×
- Asynchronous mod-12 up counter using JK · Digital Logic, chapter 8
- Synchronous circuits; asynchronous decade counter · Digital Logic, chapter 8 · asked 2×
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6