- 2076 Asoj · 7 marks
BCD synchronous counter using T flip-flops
Short answer
A BCD synchronous counter with T flip-flops uses 4 flip-flops, counting 0000 to 1001. The T inputs are T3 = Q3Q0 + Q2Q1Q0, T2 = Q1Q0, T1 = Q3'Q0, T0 = 1. Unused states lead to valid counts, making it self-starting.
Design BCD synchronous counter with circuit diagram, truth table and timing waveform. Use T flip-flop.
A BCD (decade) synchronous counter counts 0000 to 1001 and returns to 0000 on the 10th clock. All T flip-flops share the clock. A T flip-flop toggles when and holds when , so .
Truth (excitation) table
4 flip-flops are needed (); states 1010–1111 are don't cares.
| Present Q3Q2Q1Q0 | Next Q3Q2Q1Q0 | T3 | T2 | T1 | T0 |
|---|---|---|---|---|---|
| 0000 | 0001 | 0 | 0 | 0 | 1 |
| 0001 | 0010 | 0 | 0 | 1 | 1 |
| 0010 | 0011 | 0 | 0 | 0 | 1 |
| 0011 | 0100 | 0 | 1 | 1 | 1 |
| 0100 | 0101 | 0 | 0 | 0 | 1 |
| 0101 | 0110 | 0 | 0 | 1 | 1 |
| 0110 | 0111 | 0 | 0 | 0 | 1 |
| 0111 | 1000 | 1 | 1 | 1 | 1 |
| 1000 | 1001 | 0 | 0 | 0 | 1 |
| 1001 | 0000 | 1 | 0 | 0 | 1 |
K-map simplification
| T1: Q3Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | X | X | X | X |
| 10 | 0 | 0 | X | X |
| T3: Q3Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 1 | 0 |
| 11 | X | X | X | X |
| 10 | 0 | 1 | X | X |
Similarly is 1 for states 0011 and 0111, giving , and .
Circuit diagram
+-----+ +-----+ +-----+ +-----+
T0>|T Q|-Q0 T1>|T Q|-Q1 T2>|T Q|-Q2 T3>|T Q|-Q3
| FF0 | | FF1 | | FF2 | | FF3 |
| | | | | | | |
+--o--+ +--o--+ +--o--+ +--o--+
| | | |
CLK---+-------------+-------------+-------------+
T0 = 1 T1 = Q3'.Q0
T2 = Q1.Q0 T3 = Q3.Q0 + Q2.Q1.Q0
Timing waveform
CLK __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q3 ________________________________|‾‾‾‾‾‾‾|_______
Q2 ________________|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|_______________
Q1 ________|‾‾‾‾‾‾‾|_______|‾‾‾‾‾‾‾|_______________
Q0 ____|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾
Cnt 0 1 2 3 4 5 6 7 8 9 0 1
- toggles on every falling edge ().
- toggles when , except at 9 where blocks it.
- toggles when (at 3 → 4 and 7 → 8).
- sets at 7 → 8 () and resets at 9 → 0 (); its frequency is .
Unused states return to the count (1010→1011→0110, 1100→1101→0100, 1110→1111→0010), so the counter is self-starting.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- JK flip-flop with tables and timing diagram · Digital Logic, chapter 6 · asked 2×
- Synchronous decade counter with timing · Digital Logic, chapter 8 · asked 2×
- SR equation; mod-5 counter using D flip-flops · Digital Logic, chapter 8
- SR flip-flop diagram, excitation table, equation · Digital Logic, chapter 6
- SR flip-flop with tables, equation, timing · Digital Logic, chapter 6 · asked 2×
- D flip-flop with excitation table · Digital Logic, chapter 6
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Types of flip-flops; JK flip-flop · Basic Electronics Engineering, chapter 6 · asked 2×
- VHDL entity declaration; T flip-flops circuit · Embedded System, chapter 9
- Edge triggered D flip-flop with preset, clear · Basic Electronics Engineering, chapter 6