- Asked 2/22
- 2075 Chaitra · 8 marks
SR flip-flop with tables, equation, timing
Short answer
An S-R flip-flop has S (set) and R (reset). S=R=0 holds; S=1,R=0 sets; S=0,R=1 resets; S=R=1 is invalid. Equation: Q+ = S + R'·Q (SR=0). Excitation: 0→0 S=0,R=x; 0→1 S=1,R=0; 1→0 S=0,R=1; 1→1 S=x,R=0.
Explain operation of S-R flip-flop with its logical diagram, characteristics table, characteristics equation, excitation table and timing diagram.
An S-R (Set-Reset) flip-flop is a clocked bistable circuit with inputs S and R. When the clock is active, S = 1 sets Q to 1 and R = 1 resets Q to 0; S = R = 0 keeps the old state; S = R = 1 is not allowed.
Logic diagram (clocked S-R using NAND gates)
+------+ S* +------+
S -------| NAND |----->| NAND |-----> Q
CLK --+--| G1 | Q'->| G3 |
| +------+ +------+
| +------+ R* +------+
+--| NAND |----->| NAND |-----> Q'
R -------| G2 | Q-->| G4 |
+------+ +------+
G3 and G4 form a cross-coupled NAND latch.
+---------+
S ---| S Q |--- Q
CLK -|> |
R ---| R Q' |--- Q'
+---------+
Operation
G1 and G2 are steering gates; G3-G4 is an active-low NAND latch. (If CLK is replaced by the narrow pulse from an edge detector, this becomes the edge-triggered flip-flop shown by the symbol and used in the timing diagram below.)
- CLK = 0: G1 = G2 = 1, the latch holds: no change whatever S and R are.
- CLK = 1, S = 0, R = 0: G1 = G2 = 1, no change.
- CLK = 1, S = 1, R = 0: G1 = 0 makes G3 output 1: Q = 1 (set).
- CLK = 1, S = 0, R = 1: G2 = 0 makes G4 output 1: Q' = 1, Q = 0 (reset).
- CLK = 1, S = R = 1: G1 = G2 = 0, both Q and Q' become 1: invalid. When the clock goes low, the final state is unpredictable.
Characteristic table
| S | R | Q (present) | Q+ (next) | Action |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | No change |
| 0 | 0 | 1 | 1 | No change |
| 0 | 1 | 0 | 0 | Reset |
| 0 | 1 | 1 | 0 | Reset |
| 1 | 0 | 0 | 1 | Set |
| 1 | 0 | 1 | 1 | Set |
| 1 | 1 | 0 | ? | Invalid |
| 1 | 1 | 1 | ? | Invalid |
Characteristic equation
K-map for Q+ (rows Q, columns SR)
Q\SR 00 01 11 10
0 0 0 x 1
1 1 0 x 1
Groups: S (columns 11,10)
R'.Q (row 1, columns 00,10)
Excitation table
| Q | Q+ | S | R |
|---|---|---|---|
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | x | 0 |
- 0 to 0: S = 0 (R may be 0 or 1).
- 0 to 1: set, S = 1, R = 0.
- 1 to 0: reset, S = 0, R = 1.
- 1 to 1: R = 0 (S may be 0 or 1).
Timing diagram (positive edge triggered, Q initially 0)
1 2 3 4 5 6
CLK _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|
S ‾‾‾|___________|‾‾‾|____
R _______|‾‾‾|_______|‾‾‾|
Q _|‾‾‾‾‾‾‾|_______|‾‾‾|__
Q goes to 1 at the edge where S = 1, to 0 at the edge where R = 1, and does not change where S = R = 0.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- JK flip-flop with tables and timing diagram · Digital Logic, chapter 6 · asked 2×
- SR flip-flop diagram, excitation table, equation · Digital Logic, chapter 6
- JK flip-flop characteristic and excitation tables · Digital Logic, chapter 6 · asked 2×
- SR drawbacks; D flip-flop operation · Digital Logic, chapter 6
- D flip-flop with excitation table · Digital Logic, chapter 6
- Positive edge SR flip-flop and its state diagram · Digital Logic, chapter 6
- Edge triggered JK flip-flop with excitation table · Digital Logic, chapter 6
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- 8255 mode 2 operation with timing diagram · Instrumentation II, chapter 2