- Asked 3/22
- 2068 Baisakh
Counter; MOD-6 synchronous counter
Short answer
A counter is a sequential circuit with a fixed state sequence. A MOD-6 synchronous counter uses three T flip-flops. T0=1, T1=Q2'Q0, T2=Q2Q0+Q1Q0. It counts 0-5, with states 6,7 don't cares. The timing diagram shows Q0 toggling each clock, Q2 dividing frequency by 6.
What is a counter? Design a MOD-6 synchronous counter. Draw its timing diagram.
Counter
A counter is a sequential circuit made of flip-flops that goes through a fixed sequence of states when clock pulses are applied. The number of distinct states is its modulus (MOD-N). Counters are used to count pulses, divide frequency and generate timing signals. They are synchronous (common clock) or asynchronous (ripple).
Design of MOD-6 synchronous counter (T flip-flops)
Step 1: Sequence 000 → 001 → 010 → 011 → 100 → 101 → 000. , so 3 T flip-flops with a common clock. States 110 and 111 are don't cares. For a T flip-flop, .
Step 2: Excitation table
| Present Q2Q1Q0 | Next Q2Q1Q0 | T2 | T1 | T0 |
|---|---|---|---|---|
| 000 | 001 | 0 | 0 | 1 |
| 001 | 010 | 0 | 1 | 1 |
| 010 | 011 | 0 | 0 | 1 |
| 011 | 100 | 1 | 1 | 1 |
| 100 | 101 | 0 | 0 | 1 |
| 101 | 000 | 1 | 0 | 1 |
Step 3: K-maps
| T1: Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | X | X |
| T2: Q2 / Q1Q0 | 00 | 01 | 11 | 10 |
|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | X | X |
in every row.
Step 4: Equations
Step 5: Circuit diagram
+-----+ +-----+ +-----+
T0>|T Q|-Q0 T1>|T Q|-Q1 T2>|T Q|-Q2
| FF0 | | FF1 | | FF2 |
| | | | | |
+--o--+ +--o--+ +--o--+
| | |
CLK---+-------------+-------------+
T0 = 1
T1 = Q2'.Q0
T2 = Q2.Q0 + Q1.Q0
Unused states: 110 → 111 → 010, so the counter is self-starting.
Step 6: Timing diagram
CLK __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q2 ________________|‾‾‾‾‾‾‾|_______
Q1 ________|‾‾‾‾‾‾‾|_______________
Q0 ____|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾
Cnt 0 1 2 3 4 5 0 1
All flip-flops change together on the falling clock edge. is high for counts 4 and 5, so it divides the clock by 6.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Sync vs async; MOD-10 synchronous counter · Digital Logic, chapter 8 · asked 2×
- Mod-5 synchronous up counter using SR · Digital Logic, chapter 8 · asked 5×
- Synchronous MOD-5 counter; counter applications · Digital Logic, chapter 8
- Sync vs async; mod-12 synchronous counter · Digital Logic, chapter 8 · asked 3×
- Mod-6 synchronous up counter using T · Digital Logic, chapter 8 · asked 4×
- Synchronous decade counter with timing · Digital Logic, chapter 8 · asked 2×
- Mod-5 synchronous counter using JK · Digital Logic, chapter 8 · asked 4×
- MOD-6 synchronous counter, negative edge JK · Digital Logic, chapter 8 · asked 4×
- Synchronous/asynchronous bus; LXI timing · Microprocessor, chapter 2 · asked 2×
- Timing diagram of LDA 2080H · Microprocessor, chapter 2 · asked 2×
- Timing diagram of LXI D, 2465H · Microprocessor, chapter 2 · asked 2×