Skip to main content

Counter; MOD-6 synchronous counter

Short answer

A counter is a sequential circuit with a fixed state sequence. A MOD-6 synchronous counter uses three T flip-flops. T0=1, T1=Q2'Q0, T2=Q2Q0+Q1Q0. It counts 0-5, with states 6,7 don't cares. The timing diagram shows Q0 toggling each clock, Q2 dividing frequency by 6.

What is a counter? Design a MOD-6 synchronous counter. Draw its timing diagram.

Counter

A counter is a sequential circuit made of flip-flops that goes through a fixed sequence of states when clock pulses are applied. The number of distinct states is its modulus (MOD-N). Counters are used to count pulses, divide frequency and generate timing signals. They are synchronous (common clock) or asynchronous (ripple).

Design of MOD-6 synchronous counter (T flip-flops)

Step 1: Sequence 000 → 001 → 010 → 011 → 100 → 101 → 000. 23=8≥62^3 = 8 \ge 6, so 3 T flip-flops with a common clock. States 110 and 111 are don't cares. For a T flip-flop, T=Q⊕Q+T = Q \oplus Q^+.

Step 2: Excitation table

Present Q2Q1Q0Next Q2Q1Q0T2T1T0
000001001
001010011
010011001
011100111
100101001
101000101

Step 3: K-maps

T1: Q2 / Q1Q000011110
00110
100XX
T2: Q2 / Q1Q000011110
00010
101XX

T0=1T_0 = 1 in every row.

Step 4: Equations

T2=Q2Q0+Q1Q0T1=Q2‾Q0T0=1\begin{aligned} &T_2 = Q_2Q_0 + Q_1Q_0 \\ &T_1 = \overline{Q_2}Q_0 \\ &T_0 = 1 \end{aligned}

Step 5: Circuit diagram

   +-----+       +-----+       +-----+
T0>|T   Q|-Q0 T1>|T   Q|-Q1 T2>|T   Q|-Q2
   | FF0 |       | FF1 |       | FF2 |
   |     |       |     |       |     |
   +--o--+       +--o--+       +--o--+
      |             |             |
CLK---+-------------+-------------+
T0 = 1
T1 = Q2'.Q0
T2 = Q2.Q0 + Q1.Q0

Unused states: 110 → 111 → 010, so the counter is self-starting.

Step 6: Timing diagram

CLK  __|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾|_|‾
Q2   ________________|‾‾‾‾‾‾‾|_______
Q1   ________|‾‾‾‾‾‾‾|_______________
Q0   ____|‾‾‾|___|‾‾‾|___|‾‾‾|___|‾‾‾
Cnt  0    1   2   3   4   5   0   1

All flip-flops change together on the falling clock edge. Q2Q_2 is high for counts 4 and 5, so it divides the clock by 6.

✓ Answer checked by Claude Opus 5.5 (high effort)

All Digital Logic chapter 8 questions →