- Asked 2/22
- 2079 Baisakh · 4+2 marks
D to JK and JK to D conversion
Short answer
To convert a D flip-flop to JK, derive D = J Q_n' + K' Q_n using excitation tables and K-map, and feed this to D. To convert a JK flip-flop to D, set J = D and K = D' (D inverted) based on the excitation table, so D=1 sets and D=0 resets.
Convert D flip-flop into JK flip-flop and JK flip-flop into D flip-flop.
D flip-flop into JK flip-flop
Find D (the input of the available flip-flop) for each J, K, . D excitation: .
| J | K | D | ||
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
KQn=00 01 11 10
J=0 0 1 0 0
J=1 1 1 0 1
J --[AND]--+
Q'--[ ] +--[OR]-- D +--------+--- Q
K'--[AND]--+ | D FF |
Q --[ ] | CLK |--- Q'
+--------+
JK flip-flop into D flip-flop
Find J, K for each D, , using the JK excitation table.
| D | J | K | ||
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | X | 1 |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 1 | X | 0 |
From the table (using don't cares): , .
D --+------------ J +--------+--- Q
| | JK FF |
+--[NOT]----- K | CLK |--- Q'
+--------+
So D goes to J directly and through an inverter to K. Then sets and resets the flip-flop at each clock, which is D flip-flop behaviour.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- T to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Negative edge JK flip-flop; T to JK conversion · Digital Logic, chapter 6
- SR to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- JK to SR flip-flop conversion · Digital Logic, chapter 6
- Flip-flop as state machine; SR to JK · Digital Logic, chapter 6
- D and T flip-flops; T to JK conversion · Digital Logic, chapter 6
- SR drawback; edge triggered JK flip-flop · Digital Logic, chapter 6 · asked 3×
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- VHDL dataflow/behavioural models; JK flip-flop · Embedded System, chapter 9
- VHDL COMPONENT; JK flip-flop with PROCESS · Embedded System, chapter 9