- Asked 2/22
- 2074 Asoj · 2+6 marks
Setup/hold time; RS to D and JK conversion
Short answer
Setup time is the minimum stable data before the clock edge; hold time is the minimum after. To convert RS to D flip-flop, use S=D and R=not D. For JK, use S=J Q' and R=K Q, derived from excitation tables and K-maps.
What is the Setup time and hold time of a flip-flop? With the help of excitation table and K-map, convert R-S flip flop into D and J-K flip flops.
Setup time and hold time
- Setup time ( or ): the minimum time for which the data input(s) (D, J-K, S-R) must be stable before the active clock edge, so that the flip-flop reads them correctly.
- Hold time (): the minimum time for which the data input(s) must remain stable after the active clock edge.
CLK _______________|‾‾‾‾‾‾‾‾‾‾
D XXXX|‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾|XXXX
|<-- ts -->|<th>|
^ active edge
If either is violated, the output may be wrong or may go into a metastable state. Typical TTL values: ns, ns.
Method of conversion
- Write the characteristic table of the required flip-flop (inputs and give ).
- For each row, read the inputs needed on the available (S-R) flip-flop from its excitation table.
- Simplify the S and R expressions with K-maps and build the input logic.
S-R excitation table used:
| Q | Q+ | S | R |
|---|---|---|---|
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | x | 0 |
R-S to D flip-flop
| D | Q | Q+ | S | R |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | x |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | x | 0 |
K-map for S
Q\D 0 1
0 0 1
1 0 x
K-map for R
Q\D 0 1
0 x 0
1 1 0
+---------+
D --+------->| S Q |---> Q
| CLK->|> SR |
+-[NOT]->| R Q' |---> Q'
+---------+
Since R is always the complement of S, the forbidden input S = R = 1 can never occur.
R-S to J-K flip-flop
| J | K | Q | Q+ | S | R |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | x |
| 0 | 0 | 1 | 1 | x | 0 |
| 0 | 1 | 0 | 0 | 0 | x |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | x | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |
K-map for S
Q\JK 00 01 11 10
0 0 0 1 1
1 x 0 0 x
K-map for R
Q\JK 00 01 11 10
0 x x 0 0
1 0 1 1 0
+-----+ +---------+
J -------->| | | |
Q' ------->| AND |----->| S Q |---> Q
+-----+ | |
+-----+ CLK->|> SR |
K -------->| | | |
Q ------->| AND |----->| R Q' |---> Q'
+-----+ +---------+
(Q and Q' are fed back from the outputs)
Check: for J = K = 1 with Q = 0, S = 1, R = 0 (set); with Q = 1, S = 0, R = 1 (reset), so the output toggles and S = R = 1 never occurs.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- Setup/hold time; SR to JK conversion · Digital Logic, chapter 6 · asked 2×
- Edge triggered JK flip-flop with excitation table · Digital Logic, chapter 6
- SR to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- D and T flip-flops; T to JK conversion · Digital Logic, chapter 6
- JK flip-flop characteristic and excitation tables · Digital Logic, chapter 6 · asked 2×
- Negative edge JK flip-flop; T to JK conversion · Digital Logic, chapter 6
- T to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Types of flip-flops; JK flip-flop · Basic Electronics Engineering, chapter 6 · asked 2×
- JK flip-flop operation and truth table · Basic Electronics Engineering, chapter 6
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- VHDL dataflow/behavioural models; JK flip-flop · Embedded System, chapter 9