- 2078 Bhadra · 4+2 marks
SR to T conversion and SR timing diagram
Short answer
Derive S = T·Q' and R = T·Q from the SR excitation table. Connect T AND Q' to S, and T AND Q to R of an SR flip-flop. For T=0, S=R=0 holds state; for T=1, the output toggles with no invalid S=R=1. A timing diagram shows set on S=1 edge, reset on R=1 edge.
Convert SR flip-flop to T flip-flop and draw the timing diagram of SR flip flop.
Converting S-R flip-flop to T flip-flop
A T flip-flop must hold for T = 0 and toggle for T = 1. We generate S and R from T and Q.
S-R excitation table:
| Q | Q+ | S | R |
|---|---|---|---|
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | x | 0 |
Conversion table (Q+ = T XOR Q, then S and R from the excitation table):
| T | Q | Q+ | S | R |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | x |
| 0 | 1 | 1 | x | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
K-maps:
K-map for S
Q\T 0 1
0 0 1
1 x 0
K-map for R
Q\T 0 1
0 x 0
1 0 1
+-----+ +---------+
T --+----->| | | |
| Q' ->| AND |----->| S Q |---> Q
| +-----+ | |
| +-----+ CLK->|> SR |
+----->| | | |
Q -->| AND |----->| R Q' |---> Q'
+-----+ +---------+
(Q and Q' are fed back from the outputs)
Check: T = 1, Q = 0 gives S = 1, R = 0 (Q goes to 1); T = 1, Q = 1 gives S = 0, R = 1 (Q goes to 0); T = 0 gives S = R = 0 (hold). S and R are never 1 together.
Timing diagram of S-R flip-flop (positive edge triggered, Q initially 0)
1 2 3 4 5 6
CLK _|‾|_|‾|_|‾|_|‾|_|‾|_|‾|
S ‾‾‾|___________|‾‾‾|____
R _______|‾‾‾|_______|‾‾‾|
Q _|‾‾‾‾‾‾‾|_______|‾‾‾|__
S = 1 sets Q at an edge, R = 1 resets it, S = R = 0 keeps the old value. S = R = 1 is not applied because it is invalid.
✓ Answer checked by Claude Opus 5.5 (high effort)
Related questions
- SR flip-flop with tables, equation, timing · Digital Logic, chapter 6 · asked 2×
- JK to SR flip-flop conversion · Digital Logic, chapter 6
- SR flip-flop diagram, excitation table, equation · Digital Logic, chapter 6
- JK flip-flop with tables and timing diagram · Digital Logic, chapter 6 · asked 2×
- SR to JK flip-flop conversion · Digital Logic, chapter 6 · asked 2×
- Positive edge SR flip-flop and its state diagram · Digital Logic, chapter 6
- SR flip-flop operation · Basic Electronics Engineering, chapter 6 · asked 6×
- Types of flip-flops; JK flip-flop · Basic Electronics Engineering, chapter 6 · asked 2×
- Combinational vs sequential; JK flip-flop · Basic Electronics Engineering, chapter 6
- Edge triggered D flip-flop with preset, clear · Basic Electronics Engineering, chapter 6