Skip to main content

Chapter 5 · Watch, then practise

Interfacing

Connect analog measurements and serial data to software while accounting for conversion and communication overhead.

3 questions · 3 with related videos. Matches are based on playlist titles; broader background matches are labeled.

What to study

  • ADC range and resolution
  • UART framing
  • Baud rate and payload rate
  • Producer-consumer buffering

Chapter playlists

Choose a playlist

Notes

Electronic Basics #27: ADC (Analog to Digital Converter)

GreatScott! · 6:48

The supplementary ADC lesson matches digital conversion and resolution; apply 2 to the power of the stated bit width.

1. ADC interpretation

How many distinct codes does an ideal 10-bit ADC provide?

2^10 = 1024 codes. For an ideal 0–5 V input span, a common nominal quantization-step convention gives 5/1024 ≈ 4.88 mV. Resolution is not total accuracy: reference error, noise, sensor calibration and the converter’s transfer convention also matter.

Controlling Mechanical 7-Segment Displays?! How RS-485 and UART works! || EB#43

GreatScott! · 11:09

The supplementary UART lesson supports serial framing. Use the stated 8-N-1 assumptions for this throughput calculation.

2. UART throughput

At 9600 baud with 8 data bits, one start bit and one stop bit, what is maximum payload rate?

Each byte consumes 10 transmitted bits, so 9600/10 = 960 bytes per second, assuming one bit per symbol, continuous transmission and no additional gaps. Application headers or pauses reduce useful payload throughput. Both ends must agree on the baud rate and framing.

Introduction to RTOS Part 5 - Queue | Digi-Key Electronics

DigiKey · 12:01

Choose a video · 2 lectures

Queues and hardware interrupts support buffering data between reception and processing; this is not a verified walkthrough of the exact UART FIFO example.

3. Buffering serial input

Why put received UART bytes into a FIFO?

The producer receives bytes on the communication schedule while the consumer processes them on the application schedule. A FIFO preserves order and absorbs short timing differences. If arrival rate exceeds sustained consumption, any finite FIFO eventually fills; define overflow behavior and size for expected bursts.

References